參數(shù)資料
型號(hào)： VSC8116QP1
廠商： VITESSE SEMICONDUCTOR CORP
元件分類： 數(shù)字傳輸電路
英文描述： ATM/SONET/SDH 622/155Mb/s Transceiver Mux/Demux with Integrated Clock Generation
中文描述： TRANSCEIVER, PQFP64
封裝： 10 X 10 MM, HEAT SPREADER, PLASTIC, QFP-64
文件頁(yè)數(shù)： 2/20頁(yè)
文件大?。?/td> 358K
代理商： VSC8116QP1
VITESSE
Data Sheet
VSC8116
ATM/SONET/SDH 622/155Mb/s Transceiver
Mux/Demux with Integrated Clock Generation
Page 2
VITESSE
SEMICONDUCTOR CORPORATION
741 Calle Plano, Camarillo, CA 93012 805/388-3700 FAX: 805/987-5896
G52220-0, Rev 4.1
1/8/00
Functional Description
The VSC8116 is designed to provide a SONET/SDH compliant interface between the high speed optical
networks and the lower speed User Network Interface (UNI) devices such as the PM5355 S/UNI-622 (or
PM5312 STTX). The VSC8116 transmit section converts 8 bit parallel data at 77.76 Mb/s or 19.44 Mb/s to a
serial bit stream at 622.08 Mb/s or 155.52 Mb/s, respectively. It also provides a Facility Loopback function
which loops the received high speed data and clock directly to the transmit outputs. A Clock Multiplier Unit
(CMU) is integrated into the transmit circuit to generate the high speed clock for the serial output data stream
from input references frequency of 19.44 or 77.76 MHz. The CMU can be bypassed by using the receive clock
in loop timing mode thus synchronizing the entire part to a single clock (RXCLKIN).
The receive section provides the serial-to-parallel conversion, converting 155 Mb/s or 622 Mb/s to an 8 bit
parallel output at 19.44 Mb/s or 77.76 Mb/s, respectively. The receive section provides an Equipment Loopback
function which will loop the low speed transmit data and clock back through the receive section to the 8 bit par-
allel data bus and clock outputs. The receive section also contains a SONET/SDH frame detector circuit which
is used to provide frame recovery in the serial to parallel converter. The block diagram on page 1 shows the
major functional blocks associated with the VSC8116.
Transmit Section
Byte-wide data is presented to TXIN [7:0] and is clocked into the part on the rising edge of TXLSCKOUT
(refer to Figure 1). The data is then serialized (MSB leading) and presented at the TXDATAOUT+/- pins. The
serial output stream is synchronized to the CMU generated clock which is a phase locked and frequency scaled
version of the input reference clock. External control inputs CMUFREQSEL and STS12 select the multiply
ratio of the CMU and either STS-3 (155 Mb/s) or STS-12 (622 Mb/s) transmission (See Table 2).
Figure 1: Data and Clock Transmit Block Diagram
D
Q
D
Q
Divide-by-8
CMU
D
Q
TXIN[7:0]
TXLSCKOUT
TXDATAOUT+
TXDATAOUT-
REFCLK
VSC8116
PM5355
相關(guān)PDF資料
PDF描述
VSC8116QP2 ATM/SONET/SDH 622/155Mb/s Transceiver Mux/Demux with Integrated Clock Generation
VSC8117 ATM/SONET/SDH 622/155 Mb/s Transceiver Mux/Demux with Integrated Clock Generation and Clock Recovery
VSC8117QP GIGATRUE 550 CAT PATCH CBL SNAGLSS 20FT BL 25 PK
VSC8117QP1 GIGATRUE 550 CAT6 PATCH 25 FT, SNAGLESS, BLUE
VSC8117QP2 GIGATRUE 550 CAT6 PATCH 30 FT. SNAGLESS BLUE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
VSC8116QP2 制造商:VITESSE 制造商全稱:Vitesse Semiconductor Corporation 功能描述:ATM/SONET/SDH 622/155Mb/s Transceiver Mux/Demux with Integrated Clock Generation
VSC8117 制造商:VITESSE 制造商全稱:Vitesse Semiconductor Corporation 功能描述:ATM/SONET/SDH 622/155 Mb/s Transceiver Mux/Demux with Integrated Clock Generation and Clock Recovery
VSC8117QP 制造商:Vitesse Semiconductor Corporation 功能描述:Telecomm/Datacomm, Other
VSC8117QP1 制造商:VITESSE 制造商全稱:Vitesse Semiconductor Corporation 功能描述:ATM/SONET/SDH 622/155 Mb/s Transceiver Mux/Demux with Integrated Clock Generation and Clock Recovery
VSC8117QP2 制造商:VITESSE 制造商全稱:Vitesse Semiconductor Corporation 功能描述:ATM/SONET/SDH 622/155 Mb/s Transceiver Mux/Demux with Integrated Clock Generation and Clock Recovery
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*