- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359429 > VSC7177 (Maxim Integrated Products, Inc.) Enhanced 2:1 Port Selector for Serial ATA and Serial Attached SCSI PDF資料下載
參數(shù)資料
| 型號(hào)： | VSC7177 |
| 廠商： | Maxim Integrated Products, Inc. |
| 英文描述： | Enhanced 2:1 Port Selector for Serial ATA and Serial Attached SCSI |
| 中文描述： | 增強(qiáng)型2:1端口選擇器，用于串行ATA和串行連接SCSI |
| 文件頁數(shù)： | 6/24頁 |
| 文件大?。?/td> | 253K |
| 代理商： | VSC7177 |
6 of 24
Revision 4.2
July 29, 2005
Confidential
VSC7177
Data Sheet
Sideband-Based Port Selection
External I/O pins are used to configure port connectivity when the sideband-based port selection modes are active.
The protocol-based port selection mode is disabled when sideband-based port selection modes are enabled.
There are two sideband-based port selection operating modes. One mode selects the active port connected to port 2
based on the logical value of the PORTSEL0 input. Port 0 is the active port connected to port 2 when PORTSEL0 is
LOW. Port 1 is the active port connected to port 2 when PORTSEL0 is HIGH. This level-sensitive sideband mode is
enabled when MODE1 is LOW and PORTSEL1 is LOW. Note that the requirement to have PORTSEL1 LOW in
level-sensitive sideband mode does not exist in the VSC7173 and VSC7175. For a complete list of differences
between the VSC7177 and the VSC7173 and the VSC7175, see
“Pinout Differences Between VSC7177 and
VSC7173/VSC7175,”
page 13.
The other sideband-based mode chooses the active port connected to port 2 when rising edge transitions are detected
on the PORTSEL0 and PORTSEL1 input pins. This edge-sensitive sideband-based mode is enabled when MODE1 is
HIGH. Port 0 is selected as the active port connected to port 2 when a rising edge transition is detected on
PORTSEL0. PORTSEL1 can be in a HIGH or LOW state during a transition of PORTSEL0. Port 1 is selected as the
active port when a rising edge transition is detected on PORTSEL1. PORTSEL0 can be in a HIGH or LOW state
during a transition of PORTSEL1. The VSC7177 grants access to the last PORTSELx signal that transitions from
LOW to HIGH.
To allow redundant hosts to access single-port drives in edge-sensitive sideband port selection mode, two inputs,
PORTSEL0 and PORTSEL1, control the multiplexer to the drive port and the enable signal to their output port.
Because of this, each host needs to gain control of the VSC7177 if the other host fails. It is assumed that if a host fails,
it will drive PORTSELx HIGH, LOW, or open, but that it will not be transitioning the signal. It is also assumed that
the two hosts have a host-to-host communication path that allows them to agree which host should access the drive at
any time. If the host at port 1 fails, the host at port 0 can regain access to the drive by first driving PORTSEL0 LOW,
then driving it HIGH. Essentially, the last host to transition its PORTSELx signal from LOW to HIGH is granted
access. This simple scheme ensures that a healthy host can always recover access to the drive at port 2 if the other host
fails.
Status Signals—Sideband Mode
The P0SLTD output reports the OOB status of port 1 (OOBPORT1) when the device is in level-sensitive sideband-
based port selection mode. The P0SLTD output indicates the active port when the device is in edge-sensitive
sideband-based port selection mode. P0SLTD is LOW when port 1 is active and HIGH when port 0 is active.
The OOBPORT0 output reports the state of the OOB detector from port 0’s input receiver.
Table 2
contains a
summary of this information. For more information about the OOBPORT0 and OOBPORT1 signals, see
“OOB
Transfer,”
page 12.
Table 2. Output Status in Sideband Port Selection Mode
Sideband Port
Selection Mode
Port Connected
(to Port 2)
Output Pins
P0SLTD
OOBPORT0
Level-sensitive
Port 0 or 1
OOBPORT1
OOBPORT0
Edge-sensitive
Port 0
1
OOBPORT0
Edge-sensitive
Port 1
0
OOBPORT0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VSC7186 | Quad Transceiver for Gigabit Ethernet |
| VSC7212 | Gigabit Interconnect Chip |
| VSC7212RG | Gigabit Interconnect Chip |
| VSC7216-01 | Multi-Gigabit Interconnect Chip |
| VSC7216-02 | 740; 38000/740 Series; Microcontroller; Bit Size: 8-bit; ROM: 60K; RAM: 2048; ROM Type: Mask ROM; CPU: 740 core; Minimum Instruction Execution Time (ns): 240 (@16.8MHz); Operating Frequency / Supply Voltage: 1.8 to 5.5V; Operating Ambient Temperature (°C): -20 to 85; Package Code: PLQP0064GA-A (64P6U-A) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| VSC7177XYI | 制造商:Maxim Integrated Products 功能描述:ENHANCED 2:1 PORT SELECTOR FOR SERIAL ATA AND SERIAL ATTACHE - Rail/Tube |
| VSC7177YI | 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量（輸入/輸出）:2 / 12 傳播延遲時(shí)間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
| VSC7182 | 制造商:VITESSE 制造商全稱:Vitesse Semiconductor Corporation 功能描述:Quad Transceiver for Gigabit Ethernet and Fibre Channel |
| VSC7182TW | 制造商:VITESSE 制造商全稱:Vitesse Semiconductor Corporation 功能描述:Quad Transceiver for Gigabit Ethernet and Fibre Channel |
| VSC7186 | 制造商:VITESSE 制造商全稱:Vitesse Semiconductor Corporation 功能描述:Quad Transceiver for Gigabit Ethernet |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。