- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄359412 > VPX3214C (Electronic Theatre Controls, Inc.) Video Pixel Decoders PDF資料下載
參數(shù)資料
| 型號(hào)： | VPX3214C |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Video Pixel Decoders |
| 中文描述： | 視頻解碼器像素 |
| 文件頁(yè)數(shù)： | 16/80頁(yè) |
| 文件大小： | 752K |
| 代理商： | VPX3214C |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)當(dāng)前第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)
PRELIMINARY DATA SHEET
VPX 3220 A, VPX 3216 B, VPX 3214 C
MICRONAS INTERMETALL
16
2.5. Output Pixel Format
The output formatting stage (Fig. 2–20) receives the vid-
eo samples from the color component stage, performs
the necessary bit packing, buffers the data for transmis-
sion, and channels the output via one or both 8-bit ports.
Data transfer can be either synchronous to an internally
generated pixel clock or asynchronous with FIFO and
status signals.
Format section controls:
– byte formats (bit order)
– number of ports (A only or both A and B)
– clock speed (single or double).
The video samples (and alpha key) arrive from the color
component stage at one of two pixel transport rates:
13.5 MHz or 20.25 MHz. This clock rate is selectable via
I
2
C command. However, the use of the 13.5 MHz clock
assumes that the resizer is reducing the number of ac-
tive samples per line to a maximum of 768 pixels.
2.5.1. Output Ports
The two 8-bit ports produce TTL level signals coded in
binary offset. The ports can be tristated either via the
output enable pin (OE) or via I
2
C commands.
2.5.2. Output Port Formats
The format of output data depends on three parameters:
the selected signal format, the number of active ports,
and the output clock rate. For a given clock rate and
number of active ports, a subset of these output formats
is supported. Figures 2–21 and 2–22 illustrate this de-
pendency. All single port transfers use port A only.
B
O
O
Alpha Key
Port 1
Port 2
OE
Clock
Generation
PIXCLK
FE
HF
Syncr / Asyncr
1
24
24
24
1
1
8
8
Video
Samples
Alpha
Key
8
8
I
2
C reg
Fig. 2–20:
Output formatting stage
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VPX3224D | Video Pixel Decoders |
| VPX3224E | Video Pixel Decoders |
| VPX322XE | Video Pixel Decoders |
| VQ1000J | N-Channel Enhancement-Mode MOSFET Transistor(最小漏源擊穿電壓60V,夾斷電流0.225A的N溝道增強(qiáng)型MOSFET晶體管) |
| VQ1000J | N-Channel 60-V (D-S) MOSFET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| VPX3214C(PLCC44) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Color Decoder Circuit |
| VPX3214C(QFP44) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Color Decoder Circuit |
| VPX3216B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video Pixel Decoders |
| VPX3216B(PLCC44) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Color Decoder Circuit |
| VPX3216B(QFP44) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Color Decoder Circuit |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。