
Contents, continued
Page
Section
Title
ADVANCE INFORMATION
VPC 323xD, VPC 324xD
Micronas
3
18
18
18
20
20
20
20
20
22
24
24
25
25
28
28
28
28
28
29
2.9.4.
2.9.5.
2.9.6.
2.9.7.
2.9.8.
2.9.9.
2.10.
2.10.1.
2.11.
2.12.
2.12.1.
2.12.2.
2.12.3.
2.12.4.
2.12.5.
2.12.6.
2.12.7.
2.12.8.
2.12.9.
Line-Locked 4:2:2 Output Format
Line-Locked 4:1:1 Output Format
ITU-R 656 Output Format
Output Code Levels
Output Ports
Test Pattern Generator
PAL+ Support
Output Signals for PAL+/Color+ Support
Video Sync Processing
Picture in Picture (PIP) Processing and Control
Configurations
PIP Display Modes
Predefined Inset Picture Size
Acquisition and Display Window
Frame and Background Color
Vertical Shift of the Main Picture
Free Running Display Mode
Frame and Field Display Mode
External Field Memory
30
30
30
49
49
3.
3.1.
3.2.
3.2.1.
3.2.2.
Serial Interface
I
2
C-Bus Interface
Control and Status Registers
Calculation of Vertical and East-West Deflection Coefficients
Scaler Adjustment
51
51
51
54
57
58
59
59
59
60
61
61
61
61
62
63
63
64
64
66
67
4.
4.1.
4.2.
4.3.
4.4.
4.5.
4.6.
4.6.1.
4.6.2.
4.6.3.
4.6.4.
4.6.4.1.
4.6.4.2.
4.6.4.3.
4.6.4.4.
4.6.4.5.
4.6.4.6.
4.6.4.7.
4.6.4.8.
4.6.4.9.
4.6.4.10.
Specifications
Outline Dimensions
Pin Connections and Short Descriptions
Pin Descriptions (pin numbers for PQFP80 package)
Pin Configuration
Pin Circuits
Electrical Characteristics
Absolute Maximum Ratings
Recommended Operating Conditions
Recommended Crystal Characteristics
Characteristics
Characteristics, 5 MHz Clock Output
Characteristics, 20 MHz Clock Input/Output, External Clock Input (XTAL1)
Characteristics, Reset Input, Test Input, VGAV Input, YCOEQ Input
Characteristics, Power-up Sequence
Characteristics, FPDAT Input/Output
Characteristics, I
2
C Bus Interface
Characteristics, Analog Video and Component Inputs
Characteristics, Analog Front-End and ADCs
Characteristics, Analog FB Input
Characteristics, Output Pin Specification