參數(shù)資料
型號: VP230
廠商: Texas Instruments, Inc.
元件分類: CAN
英文描述: 3.3-V CAN TRANSCEIVERS
中文描述: 3.3 V的CAN收發(fā)器
文件頁數(shù): 22/32頁
文件大?。?/td> 403K
代理商: VP230
www.ti.com
R
S
= 0
R
S
= 10 k
R
S
= 100 k
Standby Mode (Listen Only Mode) of the HVD230
The Babbling Idiot Protection of the HVD230
Sleep Mode of the HVD231
LOOP PROPAGATION DELAY
Transceiver loop delay is a measure of the overall device propagation delay, consisting of the delay from the
driver input to the differential outputs, plus the delay from the receiver inputs to its output.
SN65HVD230
SN65HVD231
SN65HVD232
SLOS346H–MARCH 2001–REVISED JULY 2006
APPLICATION INFORMATION (continued)
Figure 38. Typical SN65HVD230 250-kbps Output Pulse Waveforms With Slope Control
If a logic high (> 0.75 V
) is applied to R
(pin 8) in
Figure 34
and
Figure 36
, the circuit of the SN65HVD230
enters a low-current,
listen only
standby mode, during which the driver is switched off and the receiver remains
active. In this
listen only
state, the transceiver is completely passive to the bus. It makes no difference if a slope
control resistor is in place as shown in
Figure 36
. The DSP can reverse this low-power standby mode when the
rising edge of a dominant state (bus differential voltage > 900 mV typical) occurs on the bus. The DSP, sensing
bus activity, reactivates the driver circuit by placing a logic low (< 1.2 V) on R
S
(pin 8).
Occasionally, a runaway CAN controller unintentionally sends messages that completely tie up the bus (what is
referred to in CAN jargon as a babbling idiot). When this occurs, the DSP can engage the
listen-only
standby
mode to disengage the driver and release the bus, even when access to the CAN controller has been lost.
When the driver circuit is deactivated, its outputs default to a high-impedance state.
The unique difference between the SN65HVD230 and the SN65HVD231 is that both driver and receiver are
switched off in the SN65HVD231 when a logic high is applied to R
(pin 8). The device remains in a very low
power-sleep mode until the circuit is reactivated with a logic low applied to R
S
(pin 8). While in this sleep mode,
the bus-pins are in a high-impedance state, while the D and R pins default to a logic high.
The loop delay of the transceiver displayed in
Figure 39
increases accordingly when slope control is being used.
This increased loop delay means that the total bus length must be reduced to meet the CAN bit-timing
requirements of the overall system. The loop delay becomes
100 ns when employing slope control with a
22
Submit Documentation Feedback
相關PDF資料
PDF描述
VP2410L P-Channel Enhancement-Mode MOSFET Transistor(最小漏源擊穿電壓-240V,夾斷電流-0.18A的P溝道增強型MOSFET晶體管)
VP2450 P-Channel Enhancement-Mode Vertical DMOS FET(擊穿電壓-500V,30Ω,P溝道增強型垂直DMOS結構場效應管)
VP2450 P-Channel Enhancement-Mode Vertical DMOS FETs
VP2450N3 P-Channel Enhancement-Mode Vertical DMOS FETs
VP2450N8 P-Channel Enhancement-Mode Vertical DMOS FETs
相關代理商/技術參數(shù)
參數(shù)描述
VP231 制造商:TI 制造商全稱:Texas Instruments 功能描述:3.3-V CAN TRANSCEIVERS
VP232 制造商:TI 制造商全稱:Texas Instruments 功能描述:3.3-V CAN TRANSCEIVERS
VP2410B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRANSISTOR | MOSFET | P-CHANNEL | 240V V(BR)DSS | 170MA I(D) | TO-205AF
VP2410L 功能描述:MOSFET 240V 0.18A 0.8W RoHS:否 制造商:STMicroelectronics 晶體管極性:N-Channel 汲極/源極擊穿電壓:650 V 閘/源擊穿電壓:25 V 漏極連續(xù)電流:130 A 電阻汲極/源極 RDS(導通):0.014 Ohms 配置:Single 最大工作溫度: 安裝風格:Through Hole 封裝 / 箱體:Max247 封裝:Tube
VP24382TV25 制造商:Panduit Corp 功能描述:Voice-Patch One Pair Patch Panel