- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄300083 > V58C2512804SALS5I (PROMOS TECHNOLOGIES INC) 64M X 8 DDR DRAM, 0.65 ns, PBGA60 PDF資料下載
參數(shù)資料
| 型號： | V58C2512804SALS5I |
| 廠商： | PROMOS TECHNOLOGIES INC |
| 元件分類： | DRAM |
| 英文描述： | 64M X 8 DDR DRAM, 0.65 ns, PBGA60 |
| 封裝： | MO-207, FBGA-60 |
| 文件頁數(shù)： | 2/60頁 |
| 文件大?。?/td> | 914K |
| 代理商： | V58C2512804SALS5I |
第1頁當(dāng)前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
10
V58C2512(804/404/164)SA*I Rev. 1.6 May 2007
ProMOS TECHNOLOGIES
V58C2512(804/404/164)SA*I
Mode Register Set (MRS)
The mode register stores the data for controlling the various operating modes of DDR SDRAM. It programs
CAS latency, addressing mode, burst length, test mode, DLL reset and various vendor specific options to
make DDR SDRAM useful for a variety of different applications. The default value of the mode register is not
defined, therefore the mode register must be written after EMRS setting for proper DDR SDRAM operation.
The mode register is written by asserting low on CS, RAS, CAS, WE and BA0 (The DDR SDRAM should be
in all bank precharge with CKE already high prior to writing into the mode register). The state of address pins
A0 ~ A12 in the same cycle as CS, RAS, CAS, WE and BA0 low is written in the mode register. Two clock
cycles are required to meet tMRD spec. The mode register contents can be changed using the same com-
mand and clock cycle requirements during operation as long as all banks are in the idle state. The mode reg-
ister is divided into various fields depending on functionality. The burst length uses A0 ~ A2, addressing mode
uses A3, CAS latency (read latency from column address) uses A4 ~ A6. A7 is a ProMOS specific test mode
during production test. A8 is used for DLL reset. A7 must be set to low for normal MRS operation. Refer to
the table for specific codes for various burst length, addressing modes and CAS latencies.
1.
MRS can be issued only at all banks precharge state.
2.
Minimum tRP is required to issue MRS command.
Address Bus
CAS Latency
A6
A5
A4
Latency
0
Reserve
0
1
Reserve
01
0
2
01
1
3
1
0
Reserve
10
1
0
2.5
1
Reserve
Burst Length
A2
A1
A0
Latency
Sequential
Interleave
0
Reserve
00
1
2
01
0
4
01
1
8
1
0
Reserve
1
0
1
Reserve
1
0
Reserve
1
Reserve
A
7
mode
0
Normal
1
Test
A3
Burst Type
0
Sequential
1
Interleave
* RFU(Reserved for future use)
should stay "0" during MRS
cycle.
A8
DLL Reset
0No
1
Yes
Mode Register Set
0
RFU : Must be set "0"
Extended Mode Register
Mode Register
DLL
I/O
A0
DLL Enable
0
Enable
1
Disable
A1
I/O Strength
0
Full
1
Half
BA0
An ~ A0
0
(Existing)MRS Cycle
1
Extended Funtions(EMRS)
Command
2
01
5
34
8
67
CK, CK
tCK
tMRD
Precharge
All Banks
Mode
Register Set
tRP*2
*1
Any
Command
BA1
BA 0
A3
A2
A1
A0
0TM
CAS Latency
BT
Burst Length
RFU
DLL
MRS
A12
to
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V58C2512404SAT5I | 128M X 4 DDR DRAM, 0.65 ns, PDSO66 |
| V59C1G01408QAJ37E | 256M X 4 DDR DRAM, 0.5 ns, PBGA68 |
| V59C1G01408QAJ37I | 256M X 4 DDR DRAM, 0.5 ns, PBGA68 |
| V5D010EB4D | SNAP ACTING/LIMIT SWITCH, SPDT, MOMENTARY, 0.5A, 125VDC, 4.4mm, PANEL MOUNT |
| V5F110CB | SNAP ACTING/LIMIT SWITCH, SPDT, MOMENTARY, PANEL MOUNT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| V58C265164S | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:64 Mbit DDR SDRAM 2.5 VOLT 4M X 16 |
| V58C265404S | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:HIGH PERFORMANCE 2.5 VOLT 16M X 4 DDR SDRAM 4 BANKS X 4Mbit X 4 |
| V58C265804S | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:HIGH PERFORMANCE 2.5 VOLT 8M X 8 DDR SDRAM 4 BANKS X 2Mbit X 8 |
| V58C3643204SAT | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:HIGH PERFORMANCE 3.3 VOLT 2M X 32 DDR SDRAM 4 X 512K X 32 |
| V58C365164S | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:64 Mbit DDR SDRAM 4M X 16, 3.3VOLT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。