- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359317 > V292BMC-33LP (Electronic Theatre Controls, Inc.) HIGH PERFORMANCE BURST DRAM CONTROLLER FOR Am29030/40 PROCESSORS PDF資料下載
參數(shù)資料
| 型號： | V292BMC-33LP |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | HIGH PERFORMANCE BURST DRAM CONTROLLER FOR Am29030/40 PROCESSORS |
| 中文描述： | 爆高性能的DRAM控制器的Am29030/40處理器 |
| 文件頁數(shù)： | 10/14頁 |
| 文件大?。?/td> | 100K |
| 代理商： | V292BMC-33LP |
V292BMC Rev.D
10
V292BMC Rev D Data Sheet Rev 3.2
Copyright 1998, V3 Semiconductor Inc.
Table 10: Capacitive Derating for Output and I/O Pins
Output Drive Limit
Supply voltage
Derating
12 mA
Vcc=5 Volt, Vcc3=3.3 Volt
0.06 ns/pF for loads > 50 pF
12 mA
Vcc=5 Volt, Vcc3=5 Volt
0.04 ns/pF for loads > 50 pF
Table 11: Timing Parameters for V292BMC Vcc = 5 Volts +/- 5% and Vcc3 = 5
or 3.3
8
Volts +/- 5%
33 MHz
40 MHz
Symbol
Description
Note
Min
Max
Min
Max
Units
t
C
t
CH
t
CL
t
SU
t
H
t
H
t
RZH
t
RHL
t
RLH
t
RHZ
t
EHL
t
ELH
t
IHL
t
ILH
t
ARA1
MEMCLK period
30
25
ns
MEMCLK high time
12
11
ns
MEMCLK low time
12
11
ns
Synchronous input setup
9
8
ns
Synchronous input hold
1
0.5
ns
Synchronous input hold (RESET#)
3
3
ns
RDY 3-state to valid delay
1
3
13
3
10
ns
RDY synchronous assertion delay
3
13
3
11
ns
RDY synchronous de-assertion delay
3
13
3
11
ns
RDY valid to 3-state delay
1
3
10
3
7
ns
ERR synchronous assertion delay
3
13
3
11
ns
ERR synchronous de-assertion delay
3
12
3
10
ns
INT synchronous assertion delay
3
13
3
11
ns
INT synchronous de-assertion delay
3
12
3
10
ns
Address Input to Row Address output delay
(Interleaved)
3
14
3
12
ns
t
ARA2
Address Input to Row Address output delay
(Non-interleaved)
4
18
4
15
ns
t
RAH
t
CAV
t
CAH
t
BCAV
Row address hold from RAS assertion
2
t
M
t
M
+2
t
M
+4
t
M
t
M
+2
t
M
+4
ns
Column address valid from RAS assertion
2
t
M
+1
t
C
t
M
+1
t
C
ns
Column address hold from CAS assertion
ns
Column address valid delay from previous
CAS assertion (Burst)
t
C
+3
t
C
+3
ns
t
RHL
t
RLH
t
RAS
t
RSH
t
RP
t
CHL
MEMCLK to RAS asserted delay
3
13
3
11
ns
MEMCLK to RAS de-asserted delay
3
13
3
11
ns
RAS pulse width
3
3t
C
-1
t
N
t
P
-2
3
3t
C
-1
t
N
t
P
-2
3
ns
RAS hold from last CAS assertion
4
ns
RAS precharge time
5
ns
MEMCLK to CAS asserted delay
1
13
12
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V292BMC | HIGH PERFORMANCE BURST DRAM CONTROLLER FOR Am29030/40 PROCESSORS |
| V29C31001B-70P | 1 MEGABIT 131,072 x 8 BIT 5 VOLT CMOS FLASH MEMORY |
| V29C31004B | 4 MEGABIT 524,288 x 8 BIT 3.3 VOLT CMOS FLASH MEMORY |
| V29C51000B | 512K Bit 5 Volt CMOS Flash Memory(512K位5V CMOS閃速存儲器) |
| V29C51000T-90P | 512K BIT 65,536 x 8 BIT 5 VOLT CMOS FLASH MEMORY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| V292BMC-40LP | 制造商:Rochester Electronics LLC 功能描述: 制造商:QuickLogic Corporation 功能描述: |
| V292PBC-33 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCI Bus Interface/Controller |
| V292PBC-33LP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCI Bus Interface/Controller |
| V292PBC-40 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PCI Bus Interface/Controller |
| V292PBC-40LP | 制造商:QuickLogic Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。