- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383986 > USB97C223 (SMSC Corporation) capacitor Selection for Internal Regulator Output Pins PDF資料下載
參數(shù)資料
| 型號： | USB97C223 |
| 廠商： | SMSC Corporation |
| 英文描述： | capacitor Selection for Internal Regulator Output Pins |
| 中文描述： | 電容的選擇內(nèi)部穩(wěn)壓器輸出引腳 |
| 文件頁數(shù)： | 29/59頁 |
| 文件大?。?/td> | 385K |
| 代理商： | USB97C223 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁
SMSC DS – USB97C201
Page 29
Rev. 03/25/2002
PRELIMINARY
6.1.4.4
SIE & Buffer Control Registers
Table 24 –USB Address Register
USB_ADD
(0xA9 – RESET=0x00)
NAME
Reserved
[6:0]
ADDR[6:0]
USB ADDRESS REGISTER
DESCRIPTION
BIT
7
R/W
R
R
This bit always reads a “1”.
This is the USB bus address that the device will respond to
when the EN bit is set. These bits are cleared for a
USB_RESET condition. This is automatically set during
enumeration by the SIE.
Table 25 – SIE Configuration Register
SIE_CONF
(0xAA - RESET=0x40)
NAME
Reserved
DISCONNECT
SIE CONFIGURATION REGISTER
DESCRIPTION
This bit always reads a “0”.
1 = Forces the PHY to the DISCONNECT state, removing the
RTERM resistor from the USB+ pin and forcing the PHY to ignore
signaling on the USB bus.
0= Normal operation.
These bits always read “0”.
This bit is reserved. It must never be written to a “1”.
1 = High speed operation, if host is capable (See USB_STAT
register).
0 = Full Speed operation.
This bit is automatically set by the internal SIE during enumeration
.
1 = Forces the SIE to transmit Resume Signaling (“K” State) on the
line,
if
this
capability
has
SET_FEATURE_REMOTE_WAKEUP command form the host. This
bit is set by the 8051 after it wakes up from a power down state, for
remote wakeup operation. The USB97C201 appropriately times the
duration of this signaling in accordance with the USB specifications.
This bit will not be automatically cleared at the end of the RESUME
signaling.
Note: In order for the USB97C201 to generate a remote wake-up,
the SUSPEND bit in this register MUST be cleared (0).
0 = Normal operation
1 = Forces the USB97C201’s PHY into power down mode for
SUSPEND operation and to enable the detection of resume events
and the setting of the RESUME interrupts in USB_STAT and
WU_SRC_1 registers.
0 = This bit is cleared by the 8051 during wake-up operations
(RESUME or Remote RESUME) to re-power the PHY and enable its
clocks.
BIT
7
6
R/W
R
R/W
[5:4]
3
2
Reserved
Reserved
SPEED
R
R/W
R
1
RESUME
R/W
been
enabled
by
the
0
SUSPEND
R/W
Note: In order for the USB97C201 to generate a remote wake-up
using bit 1 of this register, this bit MUST be cleared (0).
Note 1:
If a SETUP packet is received on Endpoint 0 that is not automatically handled by the SIE (See Section
6.2.36.2.1) :
1.
Any STALL conditions will be cleared for EP0.
2.
An interrupt is generated, if unmasked, by the SETUP bit in the ISR_0 register.
The reception of the packet will be indicated by the SETUP bits in the ISR_0 register being set. The pid
sequence is set to DATA-1 for both directions after a valid setup/DATA-0 transaction.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| USB97C243 | capacitor Selection for Internal Regulator Output Pins |
| USB97CFDC | USB FLOPPY DISK CONTROLLER |
| USH-1000-KS | Lamps for Photolithography |
| USH1000FAL2 | Lamps for Photolithography |
| USH1002FGL | Lamps for Photolithography |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| USB97C223-NE | 制造商:SMSC 制造商全稱:SMSC 功能描述:Bus Powered USB 2.0 Flash Media Controller |
| USB97C223-NU | 制造商:SMSC 制造商全稱:SMSC 功能描述:Bus Powered USB 2.0 Flash Media Controller |
| USB97C242 | 制造商:SMSC 制造商全稱:SMSC 功能描述:USB 2.0 Flash Drive Controller |
| USB97C242-MN | 制造商:SMSC 制造商全稱:SMSC 功能描述:USB 2.0 Flash Drive Controller |
| USB97C242-MN-03 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:SMSC 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。