- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383986 > USB97C223 (SMSC Corporation) capacitor Selection for Internal Regulator Output Pins PDF資料下載
參數(shù)資料
| 型號： | USB97C223 |
| 廠商： | SMSC Corporation |
| 英文描述： | capacitor Selection for Internal Regulator Output Pins |
| 中文描述： | 電容的選擇內(nèi)部穩(wěn)壓器輸出引腳 |
| 文件頁數(shù)： | 28/59頁 |
| 文件大?。?/td> | 385K |
| 代理商： | USB97C223 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁
SMSC DS – USB97C201
Page 28
Rev. 03/25/2002
PRELIMINARY
Table 22 - Wakeup Source 1 Register (INT2)
WU_SRC_1
(0XA0 – RESET=0x00)
BIT
NAME
[7:3]
Reserved
2
USB_Reset
WAKEUP SOURCE 1
DESCRIPTION
R/W
R/W
R/W
Reserved
This bit is set when the SIE detects simultaneous logic lows on D+
and D- (Single-Ended 0) for 32 to 64 full speed bit times, or 4 to 8
low speed bit times (or 2.5<t<5.5us). The USB_Reset signal may be
as long as 10ms. SETUP tokens can be NAK'd for up to 10ms after
the Reset signal is released.
This bit is set on detection of Global Resume state (when there is a
transition from the "J" state while in Global Suspend).
This bit will be set if the ATA_IRQ bit of the ISR_0 register is set OR
if the 8051 INT4 signal (GPIO Interrupts) is high.
1
Resume
R/W
0
EXT_INT
R
Note 1:
The bits 1 and 2 in this register are cleared by writing a ‘1’ to the corresponding bit.
Note 2:
Unmasked Wakeup Source bits restart the 8051 when its clock is stopped. This restarts the Ring Oscillator
and crystal oscillator for the MCU to resume from <500μA operation.
Note 3:
To initiate USB Remote Wakeup, the SIE_Resume bit should be used in the SIE_CONF register.
Table 23 - Wakeup Mask 1 Register
WU_MSK_1 (Note 1)
(0XA6 - RESET=0xFF)
BIT
NAME
[7:3]
Reserved
2
USB_Reset
WAKEUP MASK 1
DESCRIPTION
R/W
R
R/W
This bit always reads “1”.
External wakeup event.
0 = Enabled
1 = Masked
External wakeup event.
0 = Enabled
1 = Masked
External wakeup event.
0 = Enabled
1 = Masked
1
Resume
R/W
0
EXT_INT
R/W
Note 1:
Interrupt events enabled by these bits are Ored and routed to the INT2 external interrupt input of the 8051
core.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| USB97C243 | capacitor Selection for Internal Regulator Output Pins |
| USB97CFDC | USB FLOPPY DISK CONTROLLER |
| USH-1000-KS | Lamps for Photolithography |
| USH1000FAL2 | Lamps for Photolithography |
| USH1002FGL | Lamps for Photolithography |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| USB97C223-NE | 制造商:SMSC 制造商全稱:SMSC 功能描述:Bus Powered USB 2.0 Flash Media Controller |
| USB97C223-NU | 制造商:SMSC 制造商全稱:SMSC 功能描述:Bus Powered USB 2.0 Flash Media Controller |
| USB97C242 | 制造商:SMSC 制造商全稱:SMSC 功能描述:USB 2.0 Flash Drive Controller |
| USB97C242-MN | 制造商:SMSC 制造商全稱:SMSC 功能描述:USB 2.0 Flash Drive Controller |
| USB97C242-MN-03 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:SMSC 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。