- 您現(xiàn)在的位置：買賣IC網 > PDF目錄383985 > USB97C201 (SMSC Corporation) USB 2.0 ATA/ ATAPI Controller PDF資料下載
參數(shù)資料
| 型號： | USB97C201 |
| 廠商： | SMSC Corporation |
| 英文描述： | USB 2.0 ATA/ ATAPI Controller |
| 中文描述： | 個USB 2.0 ATA / ATAPI控制器 |
| 文件頁數(shù)： | 39/59頁 |
| 文件大小： | 385K |
| 代理商： | USB97C201 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當前第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁
SMSC DS – USB97C201
Page 39
Rev. 03/25/2002
PRELIMINARY
Table 56 – ATA Transfer Count Register 3
ATA_CNT3
(0xE4 - RESET=0x00)
NAME
D[31:24]
ATA TRANSFER COUNT REGISTER 3
DESCRIPTION
See note below.
BIT
[7:0]
R/W
R/W
Note:
The ATA_CNT[3:0] register must be written with the byte count of the total ATA transfer to be made. Writing
the ATA_CNT0 register initializes the ATA block for the transfer and should be written last. Reading these registers,
will return the actual number of bytes remaining to be transferred. If the transfer is prematurely terminated or
aborted, then the ATA_ERR bit in the ATA_CTL register will be set.
Table 57 –ATA Control Register
ATA_CTL
(0xDD - RESET=0x00)
NAME
ATA CONTROL REGISTER
DESCRIPTION
BIT
7
R/W
R/W
OUT_ CONTROL
Setting this bit to a “1” allows the IDE_SA[2:0], IDE_nIOR,
IDE_nIOW, IDE_nCS1, IDE_nCS0, IDE_DACK, and
IDE_D[15:0] pins operate normally. When cleared (“0”),
these pins are high impedance.
This bit is set once any PIO access to the external drive
registers (31F0-31F7 & 33F6) has been completed (see
Section 6.3.2 for more information on PIO accesses). This
bit is cleared by writing a “1” to it. The value of the this bit is
mirrored in the ISR_1 register to allow and interrupt to be
generated, if desired. This bit is also cleared at the start of
any PIO access to the external drive registers.
Setting this bit to a “1” will abort any ATA transfer to/from
the external device. The ATA_ERR bit will be set, also. It is
cleared upon initializing the next ATA transfer by writing a
value into the ATA_CNT0 register.
A “1” on this bit indicates that an error has occurred during
the ATA transfer/to/from the drive. It is cleared upon
initializing the next ATA transfer by writing a value into the
ATA_CNT0 register.
When set to “1”, enables the automatic toggling between
the A and B SRAM buffers when writing to the SRAM. See
Section 6.9 on page 50 for more information
When set to a “1”, enables the automatic transfer mode of
operation. See Section 6.9 on page 50 for details. Writing
this bit to a “1”, automatically enables the automatic toggling
operation also, independent of the state of the AUTO-TOG
bit above.
This bit always returns a “1”.
Primary Drive 0 UDMA Enable.
1: Enable UDMA mode for primary channel drive 0.
0: Disable (default)..
6
PIO COMPLETE
R/W
5
ATA_ABORT
R/W
4
ATA_ERR
R
3
AUTO_TOG
R/W
2
AUTO_TRANS
R/W
1
0
Reserved
EN0
R
R/W
Note
: If an ATA_ERR occurs, the state of which buffers (A or B) are being used for reading or writing form/to the
ATA block are unchanged. The firmware may determine which buffer was being used by the ATA at the time of the
error by reading either bit 4 or bit 5 of the EP2_CTL register and determine how much of the transfer was completed
by reading the ATA_CNx registers.
相關PDF資料 |
PDF描述 |
|---|---|
| USB97C201-MC | USB 2.0 ATA/ ATAPI Controller |
| USB97C201-MN | USB 2.0 ATA/ ATAPI Controller |
| USB97CFDC-MN | USB FLOPPY DISK CONTROLLER |
| USB97C202 | ATA/ATAPI CONTROLLER |
| USB97C202-MN-02 | ATA/ATAPI CONTROLLER |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| USB97C201_03 | 制造商:SMSC 制造商全稱:SMSC 功能描述:USB 2.0 ATA/ ATAPI Controller |
| USB97C201-MC | 制造商:SMSC 制造商全稱:SMSC 功能描述:USB 2.0 ATA/ ATAPI Controller |
| USB97C201-MN | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:SMSC 功能描述: |
| USB97C202 | 制造商:SMSC 制造商全稱:SMSC 功能描述:USB 2.0 ATA/ATAPI Controller |
| USB97C202_07 | 制造商:SMSC 制造商全稱:SMSC 功能描述:USB 2.0 ATA/ATAPI Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復。