參數(shù)資料
型號(hào)： USB97C201
廠商： SMSC Corporation
英文描述： USB 2.0 ATA/ ATAPI Controller
中文描述： 個(gè)USB 2.0 ATA / ATAPI控制器
文件頁(yè)數(shù)： 31/59頁(yè)
文件大?。?/td> 385K
代理商： USB97C201
SMSC DS – USB97C201
Page 31
Rev. 03/25/2002
PRELIMINARY
Table 28 – SIE Status Register
SIE_STAT
(0xB0 - RESET=0x00)
NAME
SET_STALL
SIE STATUS REGISTER
DESCRIPTION
BIT
[7]
R/W
R/W
Set to “1” if a SET_FEATURE_ENDPOINT_HALT command
is received on any endpoint by the SIE. Which endpoint is
STALLed can be determined by examining their CTL
registers.
Set to “1” if a CLEAR_FEATURE_ENDPOINT_HALT
command is received on any endpoint by the SIE. Which
endpoint’s STALL condition is cleared can be determined
by examining their CTL registers.
Set to “1” if a SET_CONFIGURATION command is received
on endpoint 0 by the SIE and the resulting configuration is
set and reported in the USB_CONFIG register.
This read only bit always returns the value of “0”.
Set to “1” if a SET_INTERFACE command is received on
endpoint 0 by the SIE.
This read only bit always returns the value of “0”.
Set to “1” if a SET_FEATURE_REMOTE_WAKE_UP
command is received on endpoint 0 by the SIE.
Set
to
CLEAR_FEATURE_ENDPOINT_REMOTE_WAKE_UP
command is received on endpoint 0 by the SIE.
6
CLR_STALL
R/W
5
SET_CONF
R/W
4
3
Reserved
SET_INTF
R
R/W
2
1
Reserved
SET_REMWU
R-
R/W
0
CLR_REMWU
R/W
“1”
if
a
Note:
These bits are masked by the SIE_MSK register and OR’d to drive the INT3 interrupt line into the 8051 core.
They may be cleared writing a “1” to the bit location.
Table 29 – SIE Status Mask Register
SIE_MSK
(0xAE - RESET=0xFF)
NAME
SET_STALL
SIE STATUS MASK REGISTER
DESCRIPTION
1= Disable interrupt generation.
0= Enable interrupt generation.
1= Disable interrupt generation.
0= Enable interrupt generation.
1= Disable interrupt generation.
0= Enable interrupt generation.
This read only bit always returns the value of “1”.
1= Disable interrupt generation.
0= Enable interrupt generation.
This read only bit always returns the value of “1”.
1= Disable interrupt generation.
0= Enable interrupt generation.
1= Disable interrupt generation.
0= Enable interrupt generation.
BIT
[7]
R/W
R/W
6
CLR_STALL
R/W
5
SET_CONF
R/W
4
3
Reserved
SET_INTF
R
R/W
2
1
Reserved
SET_REMWU
R
R/W
0
CLR_REMWU
R/W
Note:
The mask bits do not prevent the status in the SIE_STAT register from being set, only from driving the INT3
line of the 8051 core high.
相關(guān)PDF資料
PDF描述
USB97C201-MC USB 2.0 ATA/ ATAPI Controller
USB97C201-MN USB 2.0 ATA/ ATAPI Controller
USB97CFDC-MN USB FLOPPY DISK CONTROLLER
USB97C202 ATA/ATAPI CONTROLLER
USB97C202-MN-02 ATA/ATAPI CONTROLLER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
USB97C201_03 制造商:SMSC 制造商全稱(chēng):SMSC 功能描述:USB 2.0 ATA/ ATAPI Controller
USB97C201-MC 制造商:SMSC 制造商全稱(chēng):SMSC 功能描述:USB 2.0 ATA/ ATAPI Controller
USB97C201-MN 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:SMSC 功能描述:
USB97C202 制造商:SMSC 制造商全稱(chēng):SMSC 功能描述:USB 2.0 ATA/ATAPI Controller
USB97C202_07 制造商:SMSC 制造商全稱(chēng):SMSC 功能描述:USB 2.0 ATA/ATAPI Controller
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*