- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383983 > UPD72107 (NEC Corp.) LAP-B CONTROLLER(Link Access Procedure Balanced mode) PDF資料下載
參數(shù)資料
| 型號： | UPD72107 |
| 廠商： | NEC Corp. |
| 英文描述： | LAP-B CONTROLLER(Link Access Procedure Balanced mode) |
| 中文描述： | 鱲- B控制器（鏈路訪問過程平衡模式） |
| 文件頁數(shù)： | 10/32頁 |
| 文件大?。?/td> | 182K |
| 代理商： | UPD72107 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
10
μ
PD72107
SDIP
QFP
QFJ
Active
Pin No.
Pin No.
Pin No.
Level
RTS
64
10
68
O
–
A general-purpose output pin.
(Request To Send)
The output value of this pin can be changed by
issuing an “RTS pin write command” from the external
host processor to the
μ
PD72107. Moreover, when
the external host processor issues a “general-purpose
input/output pin read command” to the
μ
PD72107,
the
μ
PD72107 reports the pin information of this pin
to the external host processor by a “general-purpose
input/output pin read response status”.
CD
63
9
67
I
–
A general-purpose input pin.
(Carrier Detect)
The
μ
PD72107 reports the “CD pin change detection
status” to the external host processor when the
input level of this pin is changed in the general-
purpose input/output pin support (setting RSSL to
1 by the “system initialization command”). The
change of input level is recognized only when the
same level is sampled twice in succession after
sampling in 8-ms cycles and detecting the change.
Moreover, when the external host processor issues
a “general-purpose input/output pin read command”
to the
μ
PD72107, the
μ
PD72107 reports the pin
information of this pin to the external host processor
by a “general-purpose input/output pin read response
status”.
The change can be detected even in the clock input
stop status of TxC and RxC.
TxD
5
17
7
O
–
A serial transmit data output pin.
(Transmit Data)
TxC
4
16
6
I/O
–
When CLK is set to 01 or 10 by “operation mode
(Transmit Clock)
3-state
setting LCW” (output)
Outputs a clock that divides by 16 the input signal
of the RxC pin or CLK pin made by the
μ
PD72107.
Caution TxC becomes input because CLK = 00
is the default after reset. It becomes
output after setting CLK to 01 or 10 by
“operation mode setting LCW”.
When CLK is set to 00 by “operation mode setting
LCW” (input)
Inputs transmit clock externally.
Remark
LCW: abbreviation for Link Command Word
I/O
Pin Name
Function
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| uPD72107CW | LAP-B CONTROLLER(Link Access Procedure Balanced mode) |
| uPD72107L | LAP-B CONTROLLER(Link Access Procedure Balanced mode) |
| UPD75008 | 4-BIT SINGLE-CHIP MICROCOMPUTER |
| UPD75004 | 4-BIT SINGLE-CHIP MICROCOMPUTER |
| UPD75004CU | 4-BIT SINGLE-CHIP MICROCOMPUTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD72255YF1-GA5-A | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD7225G | 制造商:Panasonic Industrial Company 功能描述:IC |
| UPD7225GB-3B7(A) | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD74HC04C | 制造商:Panasonic Industrial Company 功能描述:IC |
| UPD750068GT-396 | 制造商:Renesas Electronics Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。