![](http://datasheet.mmic.net.cn/370000/UPD70F3116A_datasheet_16743820/UPD70F3116A_80.png)
CHAPTER 3 CPU FUNCTION
80
User’s Manual U14492EJ5V0UD
(11/11)
Bit Units for Manipulation
Address
Function Register Name
Symbol
R/W
1 Bit
8 Bits 16 Bits
Initial Value
FFFFFA07H
Baud rate generator control register 0
BRGC0
R/W
√
FFH
FFFFFA20H
2-frame continuous reception buffer register 1 RXB1
R
√
Undefined
FFFFFA22H
Receive buffer register L1
RXBL1
R
√
Undefined
FFFFFA24H
2-frame continuous transmission shift register 1 TXS1
W
√
Undefined
FFFFFA26H
Transmit shift register L1
TXSL1
W
√
Undefined
FFFFFA28H
Asynchronous serial interface mode register 10
ASIM10
R/W
√
√
81H
FFFFFA2AH
Asynchronous serial interface mode register 11
ASIM11
R/W
√
√
00H
FFFFFA2CH
Asynchronous serial interface status register 1
ASIS1
R
√
√
00H
FFFFFA2EH
Prescaler mode register 1
PRSM1
R/W
√
√
00H
FFFFFA30H
Prescaler compare register 1
PRSCM1
R/W
√
00H
FFFFFA40H
2-frame continuous reception buffer register 2 RXB2
R
√
Undefined
FFFFFA42H
Receive buffer register L2
RXBL2
R
√
Undefined
FFFFFA44H
2-frame continuous transmission shift register 2 TXS2
W
√
Undefined
FFFFFA46H
Transmit shift register L2
TXSL2
W
√
Undefined
FFFFFA48H
Asynchronous serial interface mode register 20
ASIM20
R/W
√
√
81H
FFFFFA4AH
Asynchronous serial interface mode register 21
ASIM21
R/W
√
√
00H
FFFFFA4CH
Asynchronous serial interface status register 2
ASIS2
R
√
√
00H
FFFFFA4EH
Prescaler mode register 2
PRSM2
R/W
√
√
00H
FFFFFA50H
Prescaler compare register 2
PRSCM2
R/W
√
00H
FFFFFA60H
RAM access data buffer register L
NBDL
R/W
√
0000H
FFFFFA60H RAM access data buffer register LL
NBDLL
R/W
√
00H
FFFFFA61H RAM access data buffer register LU
NBDLU
R/W
√
00H
FFFFFA62H
RAM access data buffer register H
NBDH
R/W
√
0000H
FFFFFA62H RAM access data buffer register HL
NBDHL
R/W
√
00H
FFFFFA63H RAM access data buffer register HU
NBDHU
R/W
√
00H
FFFFFA64H
DMA source address setting register SL
NBDMSL
R
√
Undefined
FFFFFA66H
DMA source address setting register SH
NBDMSH
R
√
Undefined
FFFFFA68H
DMA destination address setting register DL
NBDMDL
R
√
Undefined
FFFFFA6AH
DMA destination address setting register DH
NBDMDH
R
√
Undefined