![](http://datasheet.mmic.net.cn/370000/UPD70F3116A_datasheet_16743820/UPD70F3116A_328.png)
CHAPTER 9 TIMER/COUNTER FUNCTION
328
User’s Manual U14492EJ5V0UD
9.3.3 Basic configuration
The basic configuration is shown below.
Table 9-8. Timer 2 Configuration List
Count Clock
Timer
Note 1
Note 2
Register
Read/Write
Generated
Interrupt Signal
Capture Trigger
Other Functions
TM20
INTTM20
Note 3
TM21
INTTM21
Note 3
CVSE00
Read/write
INTCC20
INTP20/INTP25
CVSE10
Read/write
INTCC21
INTP21/INTP24
Buffer/
Note 4
CVSE20
Read/write
INTCC22
INTP22/INTP23
Buffer/
Note 4
CVSE30
Read/write
INTCC23
INTP23/INTP22
Buffer/
Note 4
CVSE40
Read/write
INTCC24
INTP24/INTP21
Buffer/
Note 4
CVSE50
Read/write
INTCC25
INTP25/INTP20
CVPE40
Read
INTCC24
INTP24/INTP21
Note 4
CVPE30
Read
INTCC23
INTP23/INTP22
Note 4
CVPE20
Read
INTCC22
INTP22/INTP23
Note 4
Timer 2
f
XX
/4,
f
XX
/8,
f
XX
/16,
f
XX
/32,
f
XX
/64,
f
XX
/128,
f
XX
/256
f
XX
/8,
f
XX
/16,
f
XX
/32,
f
XX
/64,
f
XX
/128,
f
XX
/256,
f
XX
/512
CVPE10
Read
INTCC21
INTP21/INTP24
Note 4
Notes 1.
When f
XX
/2 is selected as the base clock input to TM2n
2.
When f
XX
/4 is selected as the base clock input to TM2n
3.
Cascade operation with TM20 and TM21 is enabled.
4.
Cascade operation using the CVSEn0 register and CVPEn0 register is enabled (n = 1 to 4).
Remark
f
XX
: Internal system clock