參數(shù)資料
型號(hào): UPD42S18165L
廠商: NEC Corp.
英文描述: 3.3 V OPERATION 16 M-BIT DYNAMIC RAM 1 M-WORD BY 16-BIT, EDO, BYTE READ/WRITE MODE
中文描述: 3.3 V工作16 m位動(dòng)態(tài)隨機(jī)存儲(chǔ)器1個(gè)M字由16位,江戶,字節(jié)讀/寫模式
文件頁數(shù): 9/48頁
文件大?。?/td> 319K
代理商: UPD42S18165L
μ
PD42S18165L, 4218165L
9
DC Characteristics (Recommended operating conditions unless otherwise noted)
Parameter
Symbol
Test condition
MIN.
MAX.
Unit
Notes
Operating current
I
CC1
RAS, CAS cycling
t
RC
= t
RC (MIN.)
, I
O
= 0 mA
t
RAC
= 50 ns
170
mA
1, 2, 3
t
RAC
= 60 ns
150
t
RAC
= 70 ns
140
Standby
current
μ
PD42S18165L
I
CC2
RAS, CAS
V
IH (MIN.)
, I
O
= 0 mA
0.5
mA
RAS, CAS
V
CC
– 0.2 V, I
O
= 0 mA
0.15
μ
PD4218165L
RAS, CAS
V
IH (MIN.)
, I
O
= 0 mA
2.0
RAS, CAS
V
CC
– 0.2 V, I
O
= 0 mA
0.5
RAS only refresh current
I
CC3
RAS cycling, CAS
V
IH (MIN.)
t
RC
= t
RC (MIN.)
, I
O
= 0 mA
t
RAC
= 50 ns
170
mA
1, 2, 3 ,4
t
RAC
= 60 ns
150
t
RAC
= 70 ns
140
Operating current
(Hyper page mode (EDO))
I
CC4
RAS
V
IL (MAX.)
, CAS cycling
t
HPC
= t
HPC (MIN.)
, I
O
= 0 mA
t
RAC
= 50 ns
120
mA
1, 2, 5
t
RAC
= 60 ns
110
t
RAC
= 70 ns
100
CAS before RAS
refresh current
I
CC5
RAS cycling
t
RC
= t
RC (MIN.)
, I
O
= 0 mA
t
RAC
= 50 ns
170
mA
1, 2
t
RAC
= 60 ns
150
t
RAC
= 70 ns
140
CAS before RAS
long refresh current
(1,024 cycles / 128 ms,
only for the
μ
PD42S18165L)
I
CC6
CAS before RAS refresh :
t
RC
= 125.0
μ
s
RAS, CAS:
V
CC
– 0.2 V
V
IH
V
IH (MAX.)
0 V
V
IL
0.2 V
t
RAS
300 ns
300
μ
A
1, 2
Standby:
RAS, CAS
V
CC
– 0.2 V
Address: V
IH
or V
IL
WE, OE: V
IH
I
O
= 0 mA
t
RAS
1
μ
s
400
μ
A
1, 2
CAS before RAS
self refresh current
(only for the
μ
PD42S18165L)
I
CC7
RAS, CAS :
t
RASS
= 5 ms
V
CC
– 0.2 V
V
IH
V
IH (MAX.)
0 V
V
IL
0.2 V
I
O
= 0 mA
200
μ
A
2
Input leakage current
I
I (L)
V
I
= 0 to 3.6 V
All other pins not under test = 0 V
–5
+5
μ
A
Output leakage current
I
O (L)
V
O
= 0 to 3.6 V
Output is disabled (Hi-Z)
–5
+5
μ
A
High level output voltage
V
OH
I
O
= –2.0 mA
2.4
V
Low level output voltage
V
OL
I
O
= +2.0 mA
0.4
V
Notes 1.
I
CC1
, I
CC3
, I
CC4
, I
CC5
and I
CC6
depend on cycle rates (t
RC
and t
HPC
).
2.
Specified values are obtained with outputs unloaded.
3.
I
CC1
and I
CC3
are measured assuming that address can be changed once or less during RAS
V
IL (MAX.)
and CAS
V
IH (MIN.)
.
4.
I
CC3
is measured assuming that all column address inputs are held at either high or low.
5.
I
CC4
is measured assuming that all column address inputs are switched only once during each hyper
page (EDO) cycle.
相關(guān)PDF資料
PDF描述
UPD42270 NTSC FIELD BUFFER
UPD42274 DUAL - PORT GRAPHICS BUFFER
UPD43256A 32,768 X 8-BIT STATIC CMOS RAM
UPD43256AC-10LL 32,768 X 8-BIT STATIC CMOS RAM
UPD43256AGX-10LL 32,768 X 8-BIT STATIC CMOS RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD42S18165LG5-A60-7JF 制造商:NEC Electronics Corporation 功能描述:Dynamic RAM, EDO, 1M x 16, 50 Pin, Plastic, TSOP
UPD42S4260-60 制造商:NEC Electronics Corporation 功能描述:
UPD42S4260G5607JF 制造商:NEC 功能描述:*
UPD42S4400LGS-A70-9JD 制造商:NEC Electronics Corporation 功能描述:IC,DRAM,FAST PAGE,1MX4,CMOS,TSSOP,26PIN,PLASTIC
UPD42S4800G5707JD 制造商:NEC 功能描述:*