- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384042 > UPD42S18165L (NEC Corp.) 3.3 V OPERATION 16 M-BIT DYNAMIC RAM 1 M-WORD BY 16-BIT, EDO, BYTE READ/WRITE MODE PDF資料下載
參數(shù)資料
| 型號： | UPD42S18165L |
| 廠商： | NEC Corp. |
| 英文描述： | 3.3 V OPERATION 16 M-BIT DYNAMIC RAM 1 M-WORD BY 16-BIT, EDO, BYTE READ/WRITE MODE |
| 中文描述： | 3.3 V工作16 m位動態(tài)隨機存儲器1個M字由16位，江戶，字節(jié)讀/寫模式 |
| 文件頁數(shù)： | 13/48頁 |
| 文件大?。?/td> | 319K |
| 代理商： | UPD42S18165L |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
μ
PD42S18165L, 4218165L
13
Hyper Page Mode (EDO)
Parameter
Symbol
t
RAC
= 50 ns
t
RAC
= 60 ns
t
RAC
= 70 ns
Unit
Notes
MIN.
MAX.
MIN.
MAX.
MIN.
MAX.
Read / Write cycle time
t
HPC
20
–
25
–
30
–
ns
1
RAS pulse width
t
RASP
50
125,000
60
125,000
70
125,000
ns
CAS pulse width
t
HCAS
8
10,000
10
10,000
12
10,000
ns
CAS precharge time
t
CP
8
–
10
–
10
–
ns
Access time from CAS precharge
t
ACP
–
30
–
35
–
40
ns
CAS precharge to WE delay time
t
CPWD
41
–
52
–
59
–
ns
2
RAS hold time from CAS precharge
t
RHCP
30
–
35
–
40
–
ns
Read modify write cycle time
t
HPRWC
52
–
66
–
75
–
ns
Data output hold time
t
DHC
5
–
5
–
5
–
ns
OE to CAS hold time
t
OCH
5
–
5
–
5
–
ns
3
OE precharge time
t
OEP
5
–
5
–
5
–
ns
Output buffer turn-off delay from WE
t
WEZ
0
10
0
13
0
15
ns
4,5
WE pulse width
t
WPZ
7
–
10
–
10
–
ns
5
Output buffer turn-off delay from RAS
t
OFR
0
10
0
13
0
15
ns
4,5
Output buffer turn-off delay from CAS
t
OFC
0
10
0
13
0
15
ns
4,5
Notes 1.
t
HPC (MIN.)
is applied to CAS access.
2.
If t
WCS
≥
t
WCS (MIN.)
, the cycle is an early write cycle and the data out will remain Hi-Z through the entire
cycle. If t
RWD
≥
t
RWD (MIN.)
, t
CWD
≥
t
CWD (MIN.)
, t
AWD
≥
t
AWD (MIN.)
and t
CPWD
≥
t
CPWD (MIN.)
, the cycle is a read modify
write cycle and the data out will contain data read from the selected cell. If neither of the above conditions
is met, the state of the data out is indeterminate.
3.
WE: inactive (in read cycle)
CAS: inactive, OE: active ······ t
CHO
is effective.
CAS, OE: active ······ t
OCH
is effective.
4.
t
OFC (MAX.)
, t
OFR (MAX.)
and t
WEZ (MAX.)
define the time when the output achieves the conditions of Hi-Z and is
not referenced to V
OH
or V
OL
.
5.
To make I/Os to Hi-Z in read cycle, it is necessary to control RAS, CAS, WE, OE as follows. The effective
specification depends on state of each signal.
(1)
Both RAS and CAS are inactive (at the end of the read cycle)
WE: inactive, OE: active
t
OFC
is effective when RAS is inactivated before CAS is inactivated.
t
OFR
is effective when CAS is inactivated before RAS is inactivated.
The slower of t
OFC
and t
OFR
becomes effective.
(2)
Both RAS and CAS are active or either RAS or CAS is active (in read cycle)
WE, OE: inactive ······ t
OEZ
is effective.
Both RAS and CAS are inactive or RAS is active and CAS is inactive (at the end of read cycle)
WE, OE: active and either t
RRH
or t
RCH
must be met ······ t
WEZ
and t
WPZ
are effective.
The faster of t
OEZ
and t
WEZ
becomes effective.
The faster of (1) and (2) becomes effective.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD42270 | NTSC FIELD BUFFER |
| UPD42274 | DUAL - PORT GRAPHICS BUFFER |
| UPD43256A | 32,768 X 8-BIT STATIC CMOS RAM |
| UPD43256AC-10LL | 32,768 X 8-BIT STATIC CMOS RAM |
| UPD43256AGX-10LL | 32,768 X 8-BIT STATIC CMOS RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD42S18165LG5-A60-7JF | 制造商:NEC Electronics Corporation 功能描述:Dynamic RAM, EDO, 1M x 16, 50 Pin, Plastic, TSOP |
| UPD42S4260-60 | 制造商:NEC Electronics Corporation 功能描述: |
| UPD42S4260G5607JF | 制造商:NEC 功能描述:* |
| UPD42S4400LGS-A70-9JD | 制造商:NEC Electronics Corporation 功能描述:IC,DRAM,FAST PAGE,1MX4,CMOS,TSSOP,26PIN,PLASTIC |
| UPD42S4800G5707JD | 制造商:NEC 功能描述:* |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。