- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384039 > UPC1854ACT (NEC Corp.) I2C BUS-COMPATIBLE US MTS PROCESSING LSI PDF資料下載
參數(shù)資料
| 型號： | UPC1854ACT |
| 廠商： | NEC Corp. |
| 英文描述： | I2C BUS-COMPATIBLE US MTS PROCESSING LSI |
| 中文描述： | I2C總線兼容美國的多邊貿(mào)易體制處理LSI |
| 文件頁數(shù)： | 29/48頁 |
| 文件大?。?/td> | 251K |
| 代理商： | UPC1854ACT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
μ
PC1854A
29
Data Sheet S12816EJ3V0DS00
(3) Stereo, SAP broadcast reception (reception status) detection
Whether SAP or stereo broadcast is being received and the
μ
PC1854A outputs the audio signal can be de-
tected with bits D2 and D3 of the read register. The register data become “1” only if the SAP signal (5 f
H
) is
detected when the SAP broadcast reception is selected, or if the stereo pilot signal is detected when the stereo
broadcast reception is selected.
Figure 4-7. Stereo, SAP Broadcast Reception (Reception Status) Detection
(4) Noise detection
Noise can be detected with bit D4 of the read register. It is monitored in the vicinity of the 11.5 f
H
(180 kHz)
signal level and noise is detected.
During noise detection, the operation of the SAP demodulator block and the stereo demodulation block is
interrupted (Refer to section
4.3 (1) Stereo/SAP output stop function during noise detection)
.
Figure 4-8. Noise Detection
0
1
0
1
Stereo broadcast reception
Outputting SAP broadcast
No outputting SAP broadcast
SAP broadcast reception
No outputting stereo broadcast
Outputting stereo broadcast
D7
D6
D5
D4
D3
D2
D1
D0
Power-on
reset
Noise
detection
1
1
Broadcast status
Stereo
pilot
SAP
signal
Stereo
broadcast
reception
SAP
broadcast
reception
Reception status
D7
D6
D5
D4
D3
D2
D1
D0
Power-on
reset
Noise
detection
1
1
Broadcast status
Stereo
pilot
SAP
signal
Stereo
broadcast
reception
SAP
broadcast
reception
Reception status
0
1
Noise detection
Noise
No noise
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPC1854A | I2C BUS-COMPATIBLE US MTS PROCESSING LSI |
| UPC1862 | BURST LOCK CLOCK GENERATOR |
| UPC1862GS | BURST LOCK CLOCK GENERATOR |
| UPC1883 | BIPOLAR ANALOG INTEGRATED CIRCUIT |
| UPC1909 | Isolated Flyback Switching Regulator with 9V Output |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPC1854AGT | 制造商:NEC 制造商全稱:NEC 功能描述:I2C BUS-COMPATIBLE US MTS PROCESSING LSI |
| UPC1857 | 制造商:NEC 制造商全稱:NEC 功能描述:SOUND CONTROL IC WITH SURROUND AND I2C BUS |
| UPC1857A | 制造商:NEC 制造商全稱:NEC 功能描述:SOUND CONTROL IC WITH SURROUND AND I2C BUS |
| UPC1857ACT | 制造商:NEC 制造商全稱:NEC 功能描述:SOUND CONTROL IC WITH SURROUND AND I2C BUS |
| UPC1860GS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TV/Video Sync Circuit |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。