- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄199557 > UDA1361TS/N1,112 (NXP SEMICONDUCTORS) 96 kHz sampling 24-bit stereo audio ADC; Package: SOT369-1 (SSOP16); Container: Tube PDF資料下載
參數(shù)資料
| 型號(hào)： | UDA1361TS/N1,112 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | ADC |
| 英文描述： | 96 kHz sampling 24-bit stereo audio ADC; Package: SOT369-1 (SSOP16); Container: Tube |
| 中文描述： | 2-CH 24-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PDSO16 |
| 封裝： | 4.40 MM, PLASTIC, SOT369-1, SSOP-16 |
| 文件頁數(shù)： | 16/20頁 |
| 文件大?。?/td> | 100K |
| 代理商： | UDA1361TS/N1,112 |
2002 Nov 25
5
Philips Semiconductors
Product specication
96 kHz sampling 24-bit stereo audio ADC
UDA1361TS
FUNCTIONAL DESCRIPTION
System clock
The UDA1361TS accommodates master and slave
modes. The system devices must provide the system
clock regardless of master or slave mode. In the master
mode a system clock frequency of 256fs is required. In the
slave mode a system frequency of 256, 384, 512 or 768fs
is automatically detected (for a system clock of 768fs the
sampling frequency must be limited to 55 kHz). The
system clock must be locked in frequency to the digital
interface input signals.
Input level
The overall system gain is proportional to VDDA, or more
accurately the potential difference between the reference
voltages VVRP and VVRN. The 1 dB input level at which
THD + N/S is specified corresponds to
1 dB(FS) digital
output (relative to the full-scale swing). With an input gain
switch, the input level can be calculated as follows:
at 0 dB gain:
at 6 dB gain:
In applications where a 2 V (RMS) input signal is used, a
12 k
resistor must be connected in series with the input
of the ADC. This forms a voltage divider together with the
internal ADC resistor and ensures that only 1 V (RMS)
maximum is input to the IC.
Using this application for a 2 V (RMS) input signal, the gain
switch must be set to 0 dB. When a 1 V (RMS) input signal
is input to the ADC in the same application the gain switch
must be set to 6 dB.
An overview of the maximum input voltage allowed against
the presence of an external resistor and the setting of the
gain switch is given in Table 1. The power supply voltage
is assumed to be 3 V.
Table 1
Application modes using input gain stage
Multiple format output interface
The serial interface provides the following data output
formats in both master and slave modes
(see Figs 3, 4 and 5):
I2S-bus with data word length of up to 24 bits
MSB-justified serial format with data word length of up to
24 bits.
The master mode drives pins WS (word select; 1fs) and
BCK (bit clock; 64fs). WS and BCK are received in slave
mode.
Table 2
Master/slave select
Table 3
Select data format
Decimation lter
The decimation from 64fs is performed in two stages. The
first stage realizes a 4th-order sinx/x characteristic. This
filter decreases the sample rate by 8.
The second stage, a FIR filter, consists of 3 half-band
filters, each decimating by a factor of 2.
V
i
1 dB
–
()
V
VRP
V
VRN
–
3
----------------------------------
V (RMS)
==
V
i
1 dB
–
()
V
VRP
V
VRN
–
23
×
----------------------------------
V (RMS)
==
RESISTOR
(12 k
)
INPUT GAIN
SWITCH
MAXIMUM
INPUT
VOLTAGE (RMS)
Present
0 dB
2 V
Present
0 dB
1 V
Absent
0 dB
1 V
Absent
6 dB
0.5 V
MSSEL
MASTER/SLAVE SELECT
L
slave mode
H
master mode
M
(reserved for digital test)
SFOR
DATA FORMAT
LI2S-bus data format
H
MSB-justied data format
M
(reserved for analog test)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UDA1361TS/N1,118 | 96 kHz sampling 24-bit stereo audio ADC; Package: SOT369-1 (SSOP16); Container: Reel Pack, SMD, 13" |
| UDA1380HN/N2,118 | Stereo audio coder-decoder for MD, CD and MP3; Package: SOT617-1 (HVQFN32); Container: Reel Pack, SMD, 13" |
| UDA1380TT | Stereo audio coder-decoder for MD, CD and MP3 |
| UEA1119C-HFD5-4F | 9 CONTACT(S), FEMALE, RIGHT ANGLE TELECOM AND DATACOM CONNECTOR, SOLDER |
| UER100MF2XF | 100 CONTACT(S), FEMALE, STRAIGHT TWO PART BOARD CONNECTOR, SOLDER, SOCKET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UDA1380 | 制造商:ICS 制造商全稱:ICS 功能描述:Stereo audio coder-decoder for MD, CD and MP3 |
| UDA1380HN | 制造商:ICS 制造商全稱:ICS 功能描述:Stereo audio coder-decoder for MD, CD and MP3 |
| UDA1380HN/N2 | 制造商:NXP Semiconductors 功能描述:IC CODEC AUDIO MINIDISC 32HVQFN 制造商:NXP Semiconductors 功能描述:IC, CODEC, AUDIO, MINIDISC, 32HVQFN |
| UDA1380HN/N2,118 | 功能描述:接口—CODEC STEREO AUDIO RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| UDA1380HN-T | 功能描述:接口—CODEC STEREO AUDIO CODER-DECODER RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。