- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98305 > TVP5040CPFP (TEXAS INSTRUMENTS INC) COLOR SIGNAL DECODER, PQFP80 PDF資料下載
參數(shù)資料
| 型號(hào)： | TVP5040CPFP |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 顏色信號(hào)轉(zhuǎn)換 |
| 英文描述： | COLOR SIGNAL DECODER, PQFP80 |
| 封裝： | POWER, PLASTIC, TQFP-80 |
| 文件頁(yè)數(shù)： | 4/109頁(yè) |
| 文件大?。?/td> | 568K |
| 代理商： | TVP5040CPFP |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)
4–1
4 Application Information
4.1
Microcode Download
The TVP5040 has an internal processor and an associated 5Kx20 instruction RAM. The microprocessor controls
many of the device functions including PLL operation, AGC, sync, and register configuration. This programmable
architecture allows the TVP5040 performance to be enhanced with upgraded algorithms. The microcode for the
internal processor is downloaded to the TVP5040 during each power-up as described later.
The details of downloading the microcode depends on the host interface being used (I2C, VIP, or PHI).
4.1.1
Timing Requirement for Start of Download
Following the negation of the reset signal (RSTINB asserted high), the microcode instructions may be downloaded
after at least 4 pixel clock (PCLK) cycles have elapsed. Note that this time period is longer if the TVP5040 has not
already been initialized.
4.1.2
General Microcode Download Procedure
In general, the procedure is initiated by addressing the program RAM write register (address 7Eh) for a write
operation. After this the internal microprocessor is disabled and the internal microcode RAM is ready for microcode
download. The first instruction byte and subsequent instruction bytes written to the program RAM write register are
loaded to sequential locations of the microcode RAM. Each 20-bit instruction is transmitted using three bytes, with
the most significant byte first. Since the microcode RAM is 20-bits wide, the upper four bits of the most significant
byte are discarded before the data is written to the microcode RAM.
It is possible to complete the microcode download in a single burst of consecutive write cycle. If needed, the data may
be transmitted in separate blocks, so long as no other TVP5040 register (other than address 7Eh) is accessed in
between blocks. If another TVP5040 register is accessed, the microprocessor internal instruction RAM address
pointer is reset to zero and resumes operation.
4.1.3
Microprocessor Restart Operation
As noted before, the internal microprocessor unit is disabled during microcode download. Therefore, after completion
of the microcode download (that is, all microcode instructions have been written to the program RAM), a write cycle
to a register 7Fh is required to wake up the microprocessor and restart normal operation of the TVP5040.
4.1.3.1 Timing Requirement fort Microprocessor Restart
After the microprocessor-restart operation has been initiated, the microprocessor takes up to 5 ms for its initialization
code to complete. Only then register initialization via the host port begin. The following sections describe how this
latency is handled for the different host interfaces.
4.1.3.2 Implementation for I2C Bus
After the restart operation has been performed, the TVP5040 drives the I2C clock (SCL) low to signal the I2C master
to wait I2C implementation vary in the way this is handled. A problem arises when the I2C master tries to generate
STOP condition without checking if the I2C bus is free (that is, SCL high). This attempted-STOP condition is not
recognized by the I2C slave. The master then stops for a software-generated delay to meet the timing requirement
mentioned in Section 4.1.3.1. Finally, the I2C master resumes operation by generating a START condition. Since no
STOP condition was recognized by the slave, this is seen as a RESTART condition, which the TVP5040 does not
support.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TVP5040PFP | COLOR SIGNAL DECODER, PQFP80 |
| TVP5041PFP | COLOR SIGNAL DECODER, PQFP80 |
| TVP5146M1PFP | COLOR SIGNAL DECODER, PQFP80 |
| TVP5146M2IPFPR | COLOR SIGNAL DECODER, PQFP80 |
| TVP5146M2IPFP | COLOR SIGNAL DECODER, PQFP80 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TVP5040CPFPG4 | 功能描述:IC NTSC/PAL VIDEO DECODER 80TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標(biāo)準(zhǔn)包裝:1 系列:- 類型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799 |
| TVP5040EVM | 制造商:Texas Instruments 功能描述:EVAL BD TVP5040EVM USER S GUIDE - Bulk |
| TVP5145 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:NTSC/PAL/SECAM/Component Digital Video Decoder With Macrovision(TM) Detection |
| TVP5145EVM | 制造商:Texas Instruments 功能描述:TVP5145EVM - Bulk |
| TVP5145PFP | 功能描述:視頻 IC NTSC/PAL/SECAM/ Comp Dig Vid Dec RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。