參數(shù)資料
型號(hào)： TVP5031PFP
廠商： TEXAS INSTRUMENTS INC
元件分類： 顏色信號(hào)轉(zhuǎn)換
英文描述： COLOR SIGNAL DECODER, PQFP80
封裝： POWER, PLASTIC, TQFP-80
文件頁(yè)數(shù)： 50/92頁(yè)
文件大小： 415K
代理商： TVP5031PFP
2–38
2.11.4
Miscellaneous Control
Address
03h
7
6
5
4
3
2
1
0
GPCL function
select
PALI and FID func-
tion select
Y U/V output
enable
HSYN, VSYN, AVID,
FID, PALI output enable
Reserved
Vertical blanking
on/off
Clock output enable
GPCL terminal function select:
00 = GPCL is logic 0 output (default)
01 = GPCL is logic 1 output
10 = GPCL is vertical blank output
11 = GPCL is external sync lock control input
When GPCL is configured as a vertical blank output, the vertical blanking on/off bit is used to activate the output. When
GPCL is configured as a sync lock control, it can be used to force the internal PLLs to their normal settings. This
causes all clocks and synchronization signals to assume nominal values. The sync lock control input is active high.
PALI terminal and FID terminal function select:
0 = PALI outputs PAL indicator signal and terminal FID outputs field ID signal (default)
1 = PALI outputs horizontal lock indicator (HLK) and terminal FID outputs vertical lock indicator (VLK)
Y U/V output enable:
0 = Y U/V high impedance (default)
1 = Y U/V active
Horizontal sync (HSYN), vertical sync (VSYN), active video indicator (AVID), PALI, and FID output enables:
0 = HSYN, VSYN, AVID, PALI, and FID are high impedance
1 = HSYN, VSYN, AVID, PALI, and FID are active
This bit is default to 0 after reset if the AVID terminal is pulled down during reset or default to 1 if the AVID terminal
is pulled up during reset.
Vertical blanking on/off control:
0 = Vertical blanking off (default)
1 = Vertical blanking on
Clock enable:
0 = SCLK and PCLK outputs are high impedance
1 = SCLK and PCLK outputs are enabled
This bit is default to 0 after reset if the PREF terminal is pulled down during reset or default to 1 if the AVID is pulled
up during reset.
Table 2–13. Digital Output Control
OEB
PIN
AVID PIN
REG 03,
BIT 4
(TVPOE)
REG C2,
BIT 2
(VDPOE)
YUV OUTPUT
NOTES
1
X
High impedance
At all times
0
1 during reset
X
Active after reset
After reset and before YUV output enable bits are programmed.
TVPOE bit defaults to 1 and VDPOE bit defaults to 1
0
0 during reset
X
High impedance
after reset
After reset and before YUV output enable bits are programmed.
TVPOE bit defaults to 0 and VDPOE bit defaults to 1.
0
X
0
X
High impedance
After both YUV output enable bits are programmed
0
X
0
High impedance
After both YUV output enable bits are programmed
0
X
1
Active
After both YUV output enable bits are programmed
相關(guān)PDF資料
PDF描述
TVP5040CPFP COLOR SIGNAL DECODER, PQFP80
TVP5040PFP COLOR SIGNAL DECODER, PQFP80
TVP5041PFP COLOR SIGNAL DECODER, PQFP80
TVP5146M1PFP COLOR SIGNAL DECODER, PQFP80
TVP5146M2IPFPR COLOR SIGNAL DECODER, PQFP80
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TVP5031TQFP 制造商:TI 制造商全稱:Texas Instruments 功能描述:NTSC/PAL VIDEO DECODER
TVP5040 制造商:TI 制造商全稱:Texas Instruments 功能描述:NTSC/PAL Digital Video Decoder With Macrovision Detection
TVP5040CPFP 功能描述:IC NTSC/PAL VIDEO DECODER 80TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標(biāo)準(zhǔn)包裝:1 系列:- 類型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799
TVP5040CPFPG4 功能描述:IC NTSC/PAL VIDEO DECODER 80TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標(biāo)準(zhǔn)包裝:1 系列:- 類型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799
TVP5040EVM 制造商:Texas Instruments 功能描述:EVAL BD TVP5040EVM USER S GUIDE - Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*