![](http://datasheet.mmic.net.cn/140000/TVP5020_datasheet_5023353/TVP5020_42.png)
2–28
VMI modes A and B are from the Video Electronics Standards Association (VESA) video module interface
(VMI) proposal version 1.4. Mode C is designed to conform to the interface requirements of the IBM
PowerPC 403GC. Table 2–8 summarizes the terminal functions of the VMI mode host interface.
Table 2–8. VMI Host Port Terminal Definitions
SIGNAL
VMI SIGNAL
NAME
TYPE
DESCRIPTION
VC3
CS
I
Active low chip select - mode B
VC0
DTACK – mode A
READY – mode B
O (see below)
Data acknowledge – mode A
Data ready – modes B and C
VC1
R/W – mode A
WR – mode B
I
Read/write – modes A and C
Write strobe – mode B
VC2
DS – mode A
RD – mode B
I
Data strobe – mode A and C
Read strobe – mode B
A1:A0
HA[1:0]
I
Address bus from host
D7:D0
HD[7:0]
I/O
Input/output data bus from host
INTREQ
O (nominal open drain)
Interrupt request
INTREQ is a nominally open drain terminal that signals interrupts to the host controller. The interrupt
configuration register at subaddress C2 can configure this terminal as a conventional CMOS I/O buffer
(non-open drain). Conflict is possible if INTREQ is connected to multiple devices and INTREQ is not
configured in the open drain mode.
VC0 (DTACK/READY) is in the high impedance state when VC3 is not asserted.
2.9
Host Port – Mode A Timing
Host port mode A has a bus interface that accommodates the Motorola type of control signals. The diagram
below shows the timing of the mode A signals. The host initiates the cycle when VC2 transitions low. The
target responds by pulling VC0 low to indicate it is receiving the data or that the requested data is present
on the bus. The host completes its cycle by pulling VC2 high. Once the host completes its cycle, the target
pulls VC0 high. The host may change VC1, A[1:0], and Din[7:0] as soon as it receives VC0.
205 ns Max
85 ns Min
20 ns Min
Read Data
Write Data
VC2 (DS)
VC1 (R/W)
A (0–1)
D IN (0–7)
D OUT (0–7)
VC0 (DTACK)
Figure 2–26. VMI Host Port Mode A Timing