![](http://datasheet.mmic.net.cn/390000/TVP3030-175_datasheet_16839167/TVP3030-175_13.png)
1–7
1.5
Terminal Functions (Continued)
TERMINAL
I/O
DESCRIPTION
NAME
NO.
91, 92
HSYNCOUT,
VSYNCOUT
O
Horizontal and vertical sync outputs. These outputs are pipeline delayed
versions of the selected sync inputs. Output polarity inversion may be
independently selected using general control register bits GCR(1,0).
Analog current outputs. These outputs can drive a 37.5-
load directly (doubly
terminated 75-
line), thus eliminating the requirement for any external buffering.
IOR, IOG,
IOB
94, 96, 98
O
LCLK
159
I
Latch clock input. LCLK is used to latch pixel-bus-input data and system video
controls. VGA data may also be latched with LCLK if so selected. LCLK may be
a delayed version of RCLK or a divided and delayed version of RCLK provided
that linear phase changes in RCLK cause corresponding linear phase changes
in LCLK.
MCLK
157
O
Memory clock output. MCLK is the output of an independently programmable
PLL frequency synthesizer. The dot clock may be output on this terminal while
the MCLK frequency is reprogrammed.
PCLKOUT
177
O
Pixel clock PLL output. PCLKOUT is a buffered version of the pixel clock PLL
output and is mainly for test purposes. This output is independent of the dot clock
source selected by the clock selection register.
PLLGND
175
Ground for regulated PLL supplies. Decoupling capacitors should be connected
between PLLVDD and PLLGND. PLLGND should be connected to the system
ground plane through a ferrite bead.
PLLVDD
176, 178
PLL power supply. PLLVDD must be a well regulated 5 V power supply voltage.
Decoupling capacitors should be connected between PLLVDD and PLLGND.
Terminal 176 supplies power to the pixel clock PLL. Terminal 178 supplies power
to the MCLK PLL and the loop clock PLL.
OVS
120
I
Overscan input. OVS is used to control the display of custom screen borders. If
OVS is not used, it should be connected to GND.
ODD/EVEN
158
I
Odd or even field display. ODD/EVEN indicates odd or even field during
interlaced display for cursor operation. Logic 0 indicates the even field and logic
1 indicates the odd field.
PLLSEL1,
PLLSEL0
179, 180
I
Pixel clock PLL frequency selection. Selects among two fixed frequencies and
the programmed frequency of the pixel clock PLL.
P127–P0
1–26,
31–63,
80–84,
87, 88,
129–152,
162–171,
181–208
I
Pixel input port. The port can be used in various multiplexing modes. Unused
terminals should not be allowed to float.
NOTE: All unused inputs should be tied to a logic level and not be allowed to float.