- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄98301 > TSA1401IFT (STMICROELECTRONICS) 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48 PDF資料下載
參數(shù)資料
| 型號(hào)： | TSA1401IFT |
| 廠商： | STMICROELECTRONICS |
| 元件分類(lèi)： | ADC |
| 英文描述： | 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48 |
| 封裝： | 7 X 7 MM, TQFP-48 |
| 文件頁(yè)數(shù)： | 7/19頁(yè) |
| 文件大小： | 641K |
| 代理商： | TSA1401IFT |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)
Obsolete
Product(s)
- Obsolete
Product(s)
Obsolete
Product(s)
- Obsolete
Product(s)
APPLICATION INFORMATION
TSA1401
15/19
5.3 - Power consumption optimization
The internal architecture of the TSA1401 enables
the
optimization
of
the
power
consumption
according to the sampling frequency of the
application. For this purpose, a resistor (value
Rpol) is placed between IPOL and the analog
Ground pins. At 20MHz sampling frequency, the
Rpol for optimized consumption is equal to 41k
.
Optimized power consumption of the circuit
versus the sampling frequency are shown in two
configurations (
l REFMODE=0 internal references
l REFMODE=1 external references
Fig. 18: Analog Current consumption vs. Fs
According value of Rpol polarization
resistances: internal references
5.4 - Digital outputs
Data Format Select (DFSB)
When set to low level (VIL), the digital input DFSB
provides a two’s complement digital output MSB.
This can be of interest when performing some
further signal processing.
When set to high level (VIH), DFSB provides a
standard binary output coding.
Output Enable (OEB)
When set to low level (VIL), all digital outputs
remain active and are in low impedance state.
When set to high level (VIH), all digital outputs
buffers are in high impedance state. It results in
lower consumption while the converter goes on
sampling.
When OEB is set to low level again, the data is
then valid on the output with a very short Ton
delay(1ns).
The timing diagram page 4 summarizes this
operating cycle.
Out of Range (OR)
This function is implemented on the output stage
in order to set up an "Out of Range" flag whenever
the digital data is over the full scale range.
Typically, there is a detection of all the data being
at ’0’ or all the data being at ’1’. This ends up with
an output signal OR which is in low level state
(VOL) when the data stay within the range, or in
high level state (VOH) when the data are out of
the range.
Data Ready (DR)
The Data Ready output is an image of the clock
being synchronized on the output data (D0 to
D13). This is a very helpful signal that simplifies
the
synchronization
of
the
measurement
equipment or the controlling DSP.
As digital output, DR goes in high impedance
state when OEB is asserted to High level as
described in the timing diagram page 4.
5.5 - Layout precautions
To use the TSA1401 circuit in the best manner at
high frequencies, some precautions have to be
taken for power supplies:
- The separation of the analog signal from the
digital part and from the buffers power supply is
essential to prevent noise from coupling onto the
input signal.
- Power supply bypass capacitors must be placed
as close as possible to the IC pins in order to
improve high frequency bypassing and reduce
harmonic distortion.
- Proper termination of all inputs and outputs is
needed; with output termination resistors, the
amplifier load will be only resistive and the stability
of the amplifier will be improved. All leads must be
wide and as short as possible especially for the
analog input in order to decrease parasitic
capacitance and inductance.
20
25
30
35
40
45
510
15
20
Fs (Mhz)
Ipol
(
m
A)
0
20
40
60
80
100
120
140
Rpol
(
ohm
)
Ipol_intre f
Ipol_e xtre f
Rpol
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSA5522TD-T | PLL FREQUENCY SYNTHESIZER, 1400 MHz, PDSO16 |
| TSC2003IPWRQ1 | SPECIALTY CONSUMER CIRCUIT, PDSO16 |
| TSC2003IZQCT | 2-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PBGA48 |
| TSC2003IPWT | 2-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO16 |
| TSC2003I | 3-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSA144C | 制造商:TSC 制造商全稱:Taiwan Semiconductor Company, Ltd 功能描述:PNP Digital Transistor |
| TSA144CCU | 制造商:TSC 制造商全稱:Taiwan Semiconductor Company, Ltd 功能描述:PNP Digital Transistor |
| TSA144CCX | 制造商:TSC 制造商全稱:Taiwan Semiconductor Company, Ltd 功能描述:PNP Digital Transistor |
| TSA15 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EURO TERMINAL BLOCKS |
| TSA16 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EURO TERMINAL BLOCKS |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。