- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98301 > TSA1401IFT (STMICROELECTRONICS) 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48 PDF資料下載
參數(shù)資料
| 型號： | TSA1401IFT |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | ADC |
| 英文描述： | 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48 |
| 封裝： | 7 X 7 MM, TQFP-48 |
| 文件頁數(shù)： | 6/19頁 |
| 文件大?。?/td> | 641K |
| 代理商： | TSA1401IFT |
Obsolete
Product(s)
- Obsolete
Product(s)
Obsolete
Product(s)
- Obsolete
Product(s)
TSA1401
APPLICATION INFORMATION
14/19
sampling capacitor will draw/inject a small current
transient on the input signal.
One method to mask this transient current is a
low-pass RC filter as shown on
Figures 16 and
Figure 17. A larger capacitor value compared to
the
sampling
capacitor
(appoximately
2pF)
mounted in parallel of the two analog inputs
signals will absorb the transient glitches.
Fig. 15: ADC input equivalent circuit
Single-ended signal with transformer:
Using an RF transformer is a good means to
achieve high performance.
Figures 16 describes the schematics. The input
signal is fed to the primary of the transformer,
while the secondary drives both ADC inputs.
Fig. 16: Differential input configuration with
transformer
The internal common mode voltage of the ADC
(INCM) is connected to the center-tap of the
secondary of the transformer in order to bias the
input
signal
around
this
common
voltage,
internally set to 0.46V. The INCM is decoupled to
maintain a low noise level on this node.
AC coupled differential input:
Figure 17 represents the biasing of a differential
input signal in AC-coupled differential input
configuration. Both inputs VIN and VINB are
centered around the common mode voltage CM,
that can be forced through INCM or supplied
externally (in this case the internal common mode
of the TSA1401 may be left internal at 0.45V,
different from the input common mode value).
Fig. 17: AC-coupled differential input
5.2 - Clock management
The converter performances are very dependant
on clock input accuracy, in terms of aperture delay
and jitter. The voltage error induced by the jitter of
the clock is:
Verror=SR.Tj,
where Tj is the jitter of the clock (system clock and
ADC) and,
SR is the slew rate of the input signal:
SR max=2
Π.F
in.FS (FS full scale, Fin input signal
frequency)
Verror should be less than an LSB to guarantee no
missing codes. At the end we have:
Verror=2Π.Fin.FS.Tj and Verror< FS/2
n
Tj <FS/(2Π.Fs.Fin.2
n).
For TSA1401 at 10MHz input frequency, we have
Tj <1ps. Consequently to target the maximum
performances of the TSA1401, the clock applied
should have a jitter below 1ps.
The clock power supplies must be separated from
the ADC output ones to avoid digital noise
modulation at the output.
when the circuit is active (power supply on).
Zin=1/(2ΠCs.Fs)=3.3k (Fs=20MHz)
Cin=4pF
VIN
AVcc
AGND
INCM
TSA1401
VIN
VINB
INCM
50
100pF
330pF
4.7F
10nF
Analog source
1:1
ADT1-1
50
10nF
TSA1401
VIN
VINB
INCM
33pF
100k
100k
50
10nF
common
mode
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSA5522TD-T | PLL FREQUENCY SYNTHESIZER, 1400 MHz, PDSO16 |
| TSC2003IPWRQ1 | SPECIALTY CONSUMER CIRCUIT, PDSO16 |
| TSC2003IZQCT | 2-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PBGA48 |
| TSC2003IPWT | 2-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO16 |
| TSC2003I | 3-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSA144C | 制造商:TSC 制造商全稱:Taiwan Semiconductor Company, Ltd 功能描述:PNP Digital Transistor |
| TSA144CCU | 制造商:TSC 制造商全稱:Taiwan Semiconductor Company, Ltd 功能描述:PNP Digital Transistor |
| TSA144CCX | 制造商:TSC 制造商全稱:Taiwan Semiconductor Company, Ltd 功能描述:PNP Digital Transistor |
| TSA15 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EURO TERMINAL BLOCKS |
| TSA16 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EURO TERMINAL BLOCKS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。