- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄199476 > TS68C000DESC01ZCA (E2V TECHNOLOGIES PLC) 32-BIT, 8 MHz, MICROPROCESSOR, CQFP68 PDF資料下載
參數(shù)資料
| 型號： | TS68C000DESC01ZCA |
| 廠商： | E2V TECHNOLOGIES PLC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 8 MHz, MICROPROCESSOR, CQFP68 |
| 封裝： | GOLD PLATED, CERAMIC, QFP-68 |
| 文件頁數(shù)： | 38/52頁 |
| 文件大?。?/td> | 667K |
| 代理商： | TS68C000DESC01ZCA |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁當前第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
43
2170A–HIREL–09/05
TS68C000
After recognition of VPA, the processor assures that the enable (E) is low, by waiting if neces-
sary, and subsequently asserts VMA. Valid memory address is then used as part of the chip
select equation of the peripheral. This ensures that the EF6800 peripherals are selected and
deselected at the correct time. The peripheral now runs its cycle during the high portion of the
signal. Figure 2-17 and Figure 2-18 depict the best and worst case EF6800 cycle timing. This
cycle length is dependent strictly upon when VPA Is asserted in relationship to the E clock.
If it is assumed that external circuitry asserts VPA as soon as possible after the assertion of AS,
then VPA will be recognized as being asserted on the falling edge of 54. In this case, no "extra"
wait cycles will be inserted prior to the recognition of VPA asserted and only the wait cycles
inserted to synchronize with the E clock will determine the total length of the cycle. In any case,
the synchronization delay will be some integral number of clock cycles within the following two
extremes:
1.
Best Case – VPA is recognized as being asserted on the falling edge three crack cycles
before E rizes (or three clock cycles after E falls).
2.
Worst Case – VPA is recognized as being asserted on the falling edge two clock cycles
before E rises (or four clock cycles after E falls).
During a read cycle, the processor latches the peripheral data in state 6. For all cycles, the pro-
cessor negates the address and data strobes one-half clack cycle rater in state 7 and the enable
signal goes low at this time. Another half clock later, the address bus is put in the high-imped-
ance state. During a write cycle the data bus is put in the high-impedance state and the
read/write signal is switched high. The peripheral logic must remove VPA within one clock after
the address strobe is negated.
DTACK should not be asserted while VPA Is asserted. Notice that the TS68C000 VMA is active
low, constrasted with the active high EF 6800 VMA. This allows the processor to put its buses in
the high-impedance state on DMA requests without inadvertently selecting the peripherals.
Figure 2-14. TS68C000 to EF6800 Peripheral Timing – Best Case
S0
S2
S4
w
ww
w
S6
S0
S2
CLK
A1-A23
AS
DTACK
Data Out
Data In
FC0-FC2
E
VPA
VMA
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TS68C000DESC02ZCA | 32-BIT, 10 MHz, MICROPROCESSOR, CQFP68 |
| TS7905CZC0 | 5 V FIXED NEGATIVE REGULATOR, SFM3 |
| TS7905CZC0G | 5 V FIXED NEGATIVE REGULATOR, SFM3 |
| TS7905CIC0 | 5 V FIXED NEGATIVE REGULATOR, SFM3 |
| TS79L09CYRM | 9 V FIXED NEGATIVE REGULATOR, PSSO3 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TS68C000DESC02UAA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LOW POWER HCMOS 16/32 BIT MICROPROCESSOR |
| TS68C000DESC02UCA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LOW POWER HCMOS 16/32 BIT MICROPROCESSOR |
| TS68C000DESC02XAA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LOW POWER HCMOS 16/32 BIT MICROPROCESSOR |
| TS68C000DESC02XCA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LOW POWER HCMOS 16/32 BIT MICROPROCESSOR |
| TS68C000DESC02YAA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LOW POWER HCMOS 16/32 BIT MICROPROCESSOR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。