參數(shù)資料
型號(hào)： TMX320C6205GHK200
廠商： Texas Instruments, Inc.
元件分類(lèi)： 數(shù)字信號(hào)處理
英文描述： FIXED-POINT DIGITAL SIGNAL PROCESSOR
中文描述： 定點(diǎn)數(shù)字信號(hào)處理器
文件頁(yè)數(shù)： 43/72頁(yè)
文件大?。?/td> 1143K
代理商： TMX320C6205GHK200
SPRS106G OCTOBER 1999 REVISED JULY 2006
43
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
SYNCHRONOUS DRAM TIMING
timing requirements for synchronous DRAM cycles (see Figure 21)
NO.
200
UNIT
MIN
MAX
7
tsu(EDV-CKO2H)
th(CKO2H-EDV)
Setup time, read EDx valid before CLKOUT2 high
1.25
ns
8
Hold time, read EDx valid after CLKOUT2 high
3
ns
switching characteristics over recommended operating conditions for synchronous DRAM
cycles
(see Figure 21Figure 26)
NO.
PARAMETER
200
UNIT
MIN
MAX
1
tosu(CEV-CKO2H)
toh(CKO2H-CEV)
tosu(BEV-CKO2H)
toh(CKO2H-BEIV)
tosu(EAV-CKO2H)
toh(CKO2H-EAIV)
tosu(CASV-CKO2H)
toh(CKO2H-CASV)
tosu(EDV-CKO2H)
toh(CKO2H-EDIV)
tosu(WEV-CKO2H)
toh(CKO2H-WEV)
tosu(SDA10V-CKO2H)
toh(CKO2H-SDA10IV)
tosu(RASV-CKO2H)
toh(CKO2H-RASV)
P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.
SDCAS/SSADS, SDRAS/SSOE, and SDWE/SSWE operate as SDCAS, SDRAS, and SDWE, respectively, during SDRAM accesses.
§For the first write in a series of one or more consecutive adjacent writes, the write data is generated one CLKOUT2 cycle early to accommodate
the ED enable time.
Output setup time, CEx valid before CLKOUT2 high
P 1
ns
2
Output hold time, CEx valid after CLKOUT2 high
P 3.5
ns
3
Output setup time, BEx valid before CLKOUT2 high
P 1
ns
4
Output hold time, BEx invalid after CLKOUT2 high
P 3.5
ns
5
Output setup time, EAx valid before CLKOUT2 high
P 1
ns
6
Output hold time, EAx invalid after CLKOUT2 high
P 3.5
ns
9
Output setup time, SDCAS/SSADS valid before CLKOUT2 high
P 1
ns
10
Output hold time, SDCAS/SSADS valid after CLKOUT2 high
Output setup time, EDx valid before CLKOUT2 high§
P 3.5
ns
11
P 3
ns
12
Output hold time, EDx invalid after CLKOUT2 high
P 3.5
ns
13
Output setup time, SDWE/SSWE valid before CLKOUT2 high
P 1
ns
14
Output hold time, SDWE/SSWE valid after CLKOUT2 high
P 3.5
ns
15
Output setup time, SDA10 valid before CLKOUT2 high
P 1
ns
16
Output hold time, SDA10 invalid after CLKOUT2 high
P 3.5
ns
17
Output setup time, SDRAS/SSOE valid before CLKOUT2 high
P 1
ns
18
Output hold time, SDRAS/SSOE valid after CLKOUT2 high
P 3.5
ns
相關(guān)PDF資料
PDF描述
TMX320C6205GHKA200 FIXED-POINT DIGITAL SIGNAL PROCESSOR
TMX320C6205ZHK200 FIXED-POINT DIGITAL SIGNAL PROCESSOR
TMX320C6205ZHKA200 FIXED-POINT DIGITAL SIGNAL PROCESSOR
TMP320C6205GHK200 FIXED-POINT DIGITAL SIGNAL PROCESSOR
TMP320C6205GHKA200 FIXED-POINT DIGITAL SIGNAL PROCESSOR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMX320C6205GHKA200 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR
TMX320C6205GJC100 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR
TMX320C6205GJL100 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR
TMX320C6205GLS100 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR
TMX320C6205GLW100 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*