- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384021 > TMS28F004AMB60CDBJL (Texas Instruments, Inc.) 524288 BY 8-BIT/262144 BY 16-BIT AUTO-SELECT BOOT-BLOCK FLASH MEMORIES PDF資料下載
參數(shù)資料
| 型號(hào)： | TMS28F004AMB60CDBJL |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | 524288 BY 8-BIT/262144 BY 16-BIT AUTO-SELECT BOOT-BLOCK FLASH MEMORIES |
| 中文描述： | 524288按8-BIT/262144由16位自動(dòng)選擇啟動(dòng)塊閃存 |
| 文件頁(yè)數(shù)： | 9/80頁(yè) |
| 文件大小： | 1080K |
| 代理商： | TMS28F004AMB60CDBJL |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)
TMS28F004Axy, TMS28F400Axy
524288 BY 8-BIT/
262
144 BY 16-BIT
AUTO-SELECT BOOT-BLOCK FLASH MEMORIES
SMJS829A – JANUARY 1996 – REVISED AUGUST 1997
9
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
operation
Device operations are selected by entering standard JEDEC 8-bit command codes with conventional
microprocessor timing into an on-chip CSM through I/O pins DQ0–DQ7. When the device is powered up,
internal reset circuitry initializes the chip to a read-array mode of operation. Changing the mode of operation
requires a command code to be entered into the CSM. Table 3 lists the CSM codes for all modes of operation.
The on-chip status register allows the progress of various operations to be monitored. The status register is
interrogated by entering a read-status-register command into the CSM (cycle 1) and reading the register data
on I/O pins DQ0–DQ7 (cycle 2). Status-register bits SB0 through SB7 correspond to DQ0 through DQ7.
Table 3. CSM Codes for Device Mode Selection
COMMAND
CODE ON
DQ0–DQ7
DEVICE MODE
00h
10h
20h
40h
50h
70h
90h
B0h
D0h
FFh
Invalid/Reserved
Alternate Program Setup
Block-Erase Setup
Program Setup
Clear Status Register
Read Status Register
Algorithm Selection
Erase-Suspend
Erase-Resume/Block-Erase Confirm
Read Array
DQ0 is the least significant bit. DQ8–DQ15 can be any valid 2-state
level.
command definitions
Once a specific command code has been entered, the WSM executes an internal algorithm generating the
necessary timing signals to program, erase, and verify data. See Table 4 for the CSM command definitions and
data for each of the bus cycles. Table 5 lists the status register bits and definitions.
Following the read-algorithm-selection-code command, two read cycles are required to access the
manufacturer-equivalent code and the device-equivalent code. Table 6, Table 7, and Table 8 list the code.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMS28F004AMB70BDBJL | 524288 BY 8-BIT/262144 BY 16-BIT AUTO-SELECT BOOT-BLOCK FLASH MEMORIES |
| TMS28F004AMB70CDBJL | 524288 BY 8-BIT/262144 BY 16-BIT AUTO-SELECT BOOT-BLOCK FLASH MEMORIES |
| TMS320AV110 | MPEG Audio Decoder(MPEG音頻譯碼器) |
| TMS320AV120 | MPEG Audio Decoder(MPEG音頻譯碼器) |
| TMS320AV220 | Video CD MPEG Decoder(視頻CD MPEG編碼器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMS28F004AMB60CDCDE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 Flash EEPROM |
| TMS28F004AMB60CDCDL | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 Flash EEPROM |
| TMS28F004AMB70BDBJL | 制造商:TI 制造商全稱:Texas Instruments 功能描述:524288 BY 8-BIT/262144 BY 16-BIT AUTO-SELECT BOOT-BLOCK FLASH MEMORIES |
| TMS28F004AMB70BDCDE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 Flash EEPROM |
| TMS28F004AMB70BDCDL | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 Flash EEPROM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。