參數(shù)資料
型號(hào): TMP320F28044PZA
廠商: Texas Instruments, Inc.
元件分類: 數(shù)字信號(hào)處理
英文描述: Digital Signal Processor
中文描述: 數(shù)字信號(hào)處理器
文件頁數(shù): 53/107頁
文件大小: 784K
代理商: TMP320F28044PZA
www.ti.com
TMS320F28044
Digital Signal Processor
SPRS357B–AUGUST 2006–REVISED MAY 2007
Table 4-6. ADC Registers
(1)
NAME
ADCTRL1
ADCTRL2
ADCMAXCONV
ADCCHSELSEQ1
ADCCHSELSEQ2
ADCCHSELSEQ3
ADCCHSELSEQ4
ADCASEQSR
ADCRESULT0
ADCRESULT1
ADCRESULT2
ADCRESULT3
ADCRESULT4
ADCRESULT5
ADCRESULT6
ADCRESULT7
ADCRESULT8
ADCRESULT9
ADCRESULT10
ADCRESULT11
ADCRESULT12
ADCRESULT13
ADCRESULT14
ADCRESULT15
ADCTRL3
ADCST
ADDRESS
(1)
0x7100
0x7101
0x7102
0x7103
0x7104
0x7105
0x7106
0x7107
0x7108
0x7109
0x710A
0x710B
0x710C
0x710D
0x710E
0x710F
0x7110
0x7111
0x7112
0x7113
0x7114
0x7115
0x7116
0x7117
0x7118
0x7119
0x711A
0x711B
0x711C
0x711D
0x711E
0x711F
ADDRESS
(2)
SIZE (x16)
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
DESCRIPTION
ADC Control Register 1
ADC Control Register 2
ADC Maximum Conversion Channels Register
ADC Channel Select Sequencing Control Register 1
ADC Channel Select Sequencing Control Register 2
ADC Channel Select Sequencing Control Register 3
ADC Channel Select Sequencing Control Register 4
ADC Auto-Sequence Status Register
ADC Conversion Result Buffer Register 0
ADC Conversion Result Buffer Register 1
ADC Conversion Result Buffer Register 2
ADC Conversion Result Buffer Register 3
ADC Conversion Result Buffer Register 4
ADC Conversion Result Buffer Register 5
ADC Conversion Result Buffer Register 6
ADC Conversion Result Buffer Register 7
ADC Conversion Result Buffer Register 8
ADC Conversion Result Buffer Register 9
ADC Conversion Result Buffer Register 10
ADC Conversion Result Buffer Register 11
ADC Conversion Result Buffer Register 12
ADC Conversion Result Buffer Register 13
ADC Conversion Result Buffer Register 14
ADC Conversion Result Buffer Register 15
ADC Control Register 3
ADC Status Register
0x0B00
0x0B01
0x0B02
0x0B03
0x0B04
0x0B05
0x0B06
0x0B07
0x0B08
0x0B09
0x0B0A
0x0B0B
0x0B0C
0x0B0D
0x0B0E
0x0B0F
Reserved
2
ADCREFSEL
ADCOFFTRIM
1
1
ADC Reference Select Register
ADC Offset Trim Register
Reserved
2
ADC Status Register
(1)
(2)
The registers in this column are Peripheral Frame 2 Registers.
The ADC result registers are dual mapped in the F28044 DSP. Locations in Peripheral Frame 2 (0x7108-0x7117) are 2 wait-states and
left justified. Locations in Peripheral frame 0 space (0x0B00-0x0B0F) are 0 wait sates and right justified. During high speed/continuous
conversion use of the ADC, use the 0 wait-state locations for fast transfer of ADC results to user memory.
Submit Documentation Feedback
Peripherals
53
相關(guān)PDF資料
PDF描述
TMP320F28044PZQ Digital Signal Processor
TMP320F28044PZS Digital Signal Processor
TMP320F28044ZGMA Digital Signal Processor
TMP320F28044ZGMQ Digital Signal Processor
TMP320F28044ZGMS Digital Signal Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMP320F28044PZQ 制造商:TI 制造商全稱:Texas Instruments 功能描述:Digital Signal Processor
TMP320F28044PZS 制造商:TI 制造商全稱:Texas Instruments 功能描述:Digital Signal Processor
TMP320F28044ZGMA 制造商:TI 制造商全稱:Texas Instruments 功能描述:Digital Signal Processor
TMP320F28044ZGMQ 制造商:TI 制造商全稱:Texas Instruments 功能描述:Digital Signal Processor
TMP320F28044ZGMS 制造商:TI 制造商全稱:Texas Instruments 功能描述:Digital Signal Processor