![](http://datasheet.mmic.net.cn/370000/TMC2491A_datasheet_16742324/TMC2491A_2.png)
TMC2490A/TMC2491A
PRODUCT SPECIFICATION
2
Functional Description
The TMC2490(1)A is a fully-integrated digital video
encoder with simultaneous composite and Y/C (S-Video)
outputs, compatible with NTSC, NTSC-EIA, and all PAL
television standards.
Digital component video is accepted at the PD port in 8-bit
parallel CCIR-601/656 format. It is demultiplexed into
luminance and chrominance components. The chrominance
components modulate a digitally synthesized subcarrier.
The luminance and chrominance signals are then separately
interpolated to twice the input pixel rate and converted to
analog signals by 10-bit D/A converters. They are also
digitally combined and the resulting composite signal is
output by a third 10-bit D/A converter.
The TMC2490(1)A operates from a single clock at 27 MHz,
twice the system pixel rate. Programmable control registers
allow software control of subcarrier frequency and phase
parameters. Incoming YC
B
C
R
422 digital video is interpo-
lated to YC
B
C
R
444 format for encoding.
Internal control registers can be accessed over a standard
8-bit parallel microprocessor port or a 2-pin (clock and data)
serial port.
Sync Generator
The TMC2490(1)A operates in master or slave mode. In
slave mode, it extracts its horizontal and vertical sync timing
and field information from the CCIR-656 SAV (Start of
Active Video) and EAV (End of Active Video) signal in the
incoming data stream. In master mode, it generates a
13.5 MHz timebase and sends line and field synchronizing
signals to the host system.
Horizontal and vertical synchronization pulses in the analog
output are digitally generated by the TMC2490(1)A with
controlled rise and fall times on all sync edges, the beginning
and end of active video, and the burst envelope.
Figure 1. Pixel Data Format
Chroma Modulator
A digital subcarrier synthesizer generates the reference for
a quadrature modulator, producing a digital chrominance
signal. The chroma bandwidth may be programmed to
650 kHz or 1.3 MHz.
Interpolation Filters
Interpolation filters on the luminance and chrominance
signals double the pixel rate to 27Mpps before D/A conver-
sion. This low-pass filtering and oversampling process
reduces sin(x)/x roll-off, and greatly simplifies the analog
reconstruction filter required after the D/A converters.
D/A Converters
Analog outputs of the TMC2490(1)A are driven by three 10-
bit D/A converters, The outputs drive standard video levels
into 37.5 or 75 Ohm loads. An internal voltage reference is
used to provide reference current for the D/A converters. An
external fixed or variable voltage reference source can also
be used. The video signal levels from the TMC2490(1)A
may be adjusted to overcome the insertion loss of analog
low-pass output filters by varying R
REF
or V
REF
.
Macrovision 7.01
To deter unauthorized video taping, the output data stream
can be modified per the Macrovision antitaping process
(Revision 7.01). The TMC2491A data sheet supplement con-
tains information on the application of Macrovision antitap-
ing process (Revision 7.01). Only Macrovision licensees will
be able to receive this information.
Parallel and Serial Microprocessor Interfaces
The parallel microprocessor interface employs 11 pins.
These are shared with the serial interface. A single pin, SER,
selects between the two interface modes.
In parallel interface mode, one address pin is decoded to
enable access to the internal control register and its pointer.
Controls are reached by loading a desired address through
the 8-bit D
7-0
port, followed by the desired data (read or
write) for that address. The control register address pointer
auto-increments to address 22h and then remains there.
A 2-line serial interface is also provided on the
TMC2490(1)A for initialization and control. The same set of
registers accessed by the parallel port is available to the
serial port.
The RESET pin sets all internal state machines and control
registers to their initialized conditions, disables the analog
outputs, and places the encoder in a reset mode. At the rising
edge of RESET, the encoder is automatically initialized in
NTSC-M format.
MSB
PD
LSB
PD
7
C
B
(n)
0
PD
7
Y (n)
PD
0
PD
7
C
R
(n)
PD
0
PD
7
Y (n+1)
PD
0