- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383959 > TMC22052AKHC (FAIRCHILD SEMICONDUCTOR CORP) Multistandard Digital Video Decoder Three-Line Adaptive Comb Decoder Family, 8 & 10 bit PDF資料下載
參數(shù)資料
| 型號： | TMC22052AKHC |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | 顏色信號轉(zhuǎn)換 |
| 英文描述： | Multistandard Digital Video Decoder Three-Line Adaptive Comb Decoder Family, 8 & 10 bit |
| 中文描述： | COLOR SIGNAL DECODER, PQFP100 |
| 封裝： | MQFP-100 |
| 文件頁數(shù)： | 25/84頁 |
| 文件大小： | 417K |
| 代理商： | TMC22052AKHC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁
PRODUCT SPECIFICATION
TMC22x5yA
REV. 1.0.0 2/4/03
25
Control Register De
fi
nitions
(continued)
Sync Pulse Generator (15)
7
6
5
4
3
2
1
0
Reserved
VINDO
VDIV
VDOV
Reg
15
15
Bit
7
6-2
Name
Reserved
VINDO
Description
Reserved, set to zero.
Number of lines in vertical window.
The number of lines (0 to 31) after the
last EQ pulse that the decoder passes through the Vertical INterval winDOw.
Action inside VINDO.
The vertical data inside the `VINDO' is passed
through a simple decoder when LOW, or is passed unprocessed on the luma
channel with the chroma channel set to zero when HIGH.
Action outside VINDO.
The vertical data after the `VINDO' and before the
end of vertical blanking is blanked (YUV = 0) when LOW, or passed through
the simple decoder when HIGH.
15
1
VDIV
15
0
VDOV
Sync Pulse Generator (16)
7
6
5
4
3
2
1
0
Reserved
NFDLY
SPGIP
MSIP
Reg
16
16
Bit
7-6
5-4
Name
Reserved
NFDLY
Description
Reserved, set to zero.
new field detect delay.
NTSC frame detect delay:
16
3-2
SPGIP
SPG input select.
Selects the input to the Sync Pulse Generator:
16
1
MSIP
Mixed sync separator input.
Set HIGH for external VIDEOB reference or
LOW for output of Low Pass Filter.
State Machine Offset.
Set HIGH for a 1H offset and LOW for a 0H offset.
16
0
SMO
NFDLY
00
01
10
11
Function
pixel count = 0
pixel count = 1
pixel count = 2
pixel count = 3
SPGIP
00
01
10
11
Input
External HSYNC and VSYNC
Digitized sync (subcarrier mode)
TRS words embedded in the D1 data stream
TRS words embedded in the D2 data stream
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMC22053AKHC | Multistandard Digital Video Decoder Three-Line Adaptive Comb Decoder Family, 8 & 10 bit |
| TMC22151AKHC | Multistandard Digital Video Decoder Three-Line Adaptive Comb Decoder Family, 8 & 10 bit |
| TMC22152AKHC | Multistandard Digital Video Decoder Three-Line Adaptive Comb Decoder Family, 8 & 10 bit |
| TMC22153AKHC | JT 32C 32#20 SKT PLUG |
| TMC3003R2C80 | Triple Video D/A Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMC22053AKHC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TMC22053KHC | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Fairchild Semiconductor Corporation 功能描述: |
| TMC22071A | 制造商:CADEKA 制造商全稱:CADEKA 功能描述:Genlocking Video Digitizer |
| TMC22071AKHC | 功能描述:視頻 IC Video Digitizer Genlocking RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| TMC22071AKHC1 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Genlocking Video Digitizer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。