- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384010 > TLV5535PW (Texas Instruments, Inc.) 8-BIT, 35 MSPS, LOW-POWER ANALOG-TO-DIGITAL CONVERTER PDF資料下載
參數(shù)資料
| 型號： | TLV5535PW |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | 8-BIT, 35 MSPS, LOW-POWER ANALOG-TO-DIGITAL CONVERTER |
| 中文描述： | 8位，35 MSPS的，低功耗模擬數(shù)字轉(zhuǎn)換器 |
| 文件頁數(shù)： | 6/32頁 |
| 文件大小： | 535K |
| 代理商： | TLV5535PW |
第1頁第2頁第3頁第4頁第5頁當前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
TLV5535
8-BIT, 35 MSPS, LOW-POWER ANALOG-TO-DIGITAL CONVERTER
SLAS221 – JUNE 1999
6
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
electrical characteristics over recommended operating conditions, f
CLK
= 35 MSPS, external
voltage references (unless otherwise noted) (continued)
reference input (AV
DD
= DV
DD
= DRV
DD
= 3.6 V)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
mA
Rref
Iref
Reference input resistance
400
Reference input current
2.5
reference outputs
PARAMETER
Reference top offset voltage
Reference bottom offset voltage
TEST CONDITIONS
MIN
2.07
1.09
TYP
MAX
2.21
1.21
UNIT
V
V
V(REFTO)
V(REFBO)
Absolute min/max values valid
and tested for AVDD = 3.3 V
2 + [(AVDD – 3)
÷
2]
1 + [(AVDD – 3)
÷
2]
dynamic performance
PARAMETER
TEST CONDITIONS
MIN
6.6
TYP
7.4
MAX
UNIT
fin = 1 MHz
fin = 4.2 MHz
fin = 15 MHz
fin = 1 MHz
fin = 4.2 MHz
fin = 15 MHz
fin = 1 MHz
fin = 4.2 MHz
fin = 15 MHz
fin = 1 MHz
fin = 4.2 MHz
fin = 15 MHz
See Note 4
Effective number of bits (ENOB)
6.6
7.4
Bits
7
41.5
46
Signal-to-noise ratio + distortion (SNRD)
41.5
46
dB
43
–46
–55
Total harmonic distortion (THD)
–45.5
–54
dB
–50
48
58
Spurious free dynamic range (SFDR)
48
58
dB
52
Analog input full-power bandwidth, BW
600
0 6
°
0.6
MHz
Differential phase DP
Differential phase, DP
fCLK = 35 MHz, fin
20 IRE amplitude vs full-scale of 140 IRE
20 IRE am litude vs full scale of 140 IRE
4 2 MH
Differential gain DG
Differential gain, DG
Based on analog input voltage of –1-dB FS referenced to a 1.3 Vpp full-scale input range and using the external voltage references at
fCLK = 35 MSPS with AVDD = DVDD = 3.3 V and DRVDD = 3 V at 25
°
C.
NOTE 4: The analog input bandwidth is defined as the maximum frequency of a –1-dB FS input sine that can be applied to the device for which
an extra 3-dB attenuation is observed in the reconstructed output signal.
0 2%
0.2%
相關PDF資料 |
PDF描述 |
|---|---|
| TLV5580DW | 8-BIT, 80 MSPS LOW-POWER A/D CONVERTER |
| TLV5580PW | 8-BIT, 80 MSPS LOW-POWER A/D CONVERTER |
| TLV5592 | 2-BIT ANALOG-TO-DIGITAL CONVERTER FOR FLEX PAGER CHIPSET |
| TLV5592D | 2-BIT ANALOG-TO-DIGITAL CONVERTER FOR FLEX PAGER CHIPSET |
| TLV5604D | 2.7-V TO 5.5-V 10-BIT 3-mS QUADRUPLE DIGITAL-TO-ANALOG CONVERTERS WITH POWER DOWN |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TLV5535-Q1 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:8-BIT, 35 MSPS, LOW-POWER ANALOG-TO-DIGITAL CONVERTER |
| TLV5580 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:8-BIT, 80 MSPS LOW-POWER A/D CONVERTER |
| TLV5580CDW | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 8 BIT, 80 MSPS LOW-POWER ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLV5580CDWG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 8Bit 80MSPS 1-Ch High Ch Band Lo-Pwr RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLV5580CDWR | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 8Bit 80MSPS 1-Ch High Ch Band Lo-Pwr RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復。