- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄383954 > TLC320AD535I (Texas Instruments, Inc.) DUAL CHANNEL VOICE/DATA CODEC PDF資料下載
參數(shù)資料
| 型號(hào)： | TLC320AD535I |
| 廠商： | Texas Instruments, Inc. |
| 元件分類(lèi)： | Codec |
| 英文描述： | DUAL CHANNEL VOICE/DATA CODEC |
| 中文描述： | 雙通道語(yǔ)音/數(shù)據(jù)編解碼器 |
| 文件頁(yè)數(shù)： | 20/84頁(yè) |
| 文件大小： | 447K |
| 代理商： | TLC320AD535I |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)當(dāng)前第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)
2–5
á
áááááááá
Register Read Data or All 0s
á
á
á
ADC Conversion Result
DAC Input Data
Control and Device Parameter
Data
áááá
áááá
ááá
ááá
áááááá
áááááá
áááááá
áááááá
(secondary
communication)
SCLK
FS
DOUT
DIN
[ (B register)/2] FCLK Periods
The time between the primary and secondary frame sync is the time equal to filter clock (FCLK) period multiplied by the
B-register contents divided by two. The time interval is rounded to the nearest shift clock. The secondary frame-sync
signal goes from high to low on the next shift clock low-to-high transition after (B register/2) filter clock periods.
Figure 2–1. Functional Sequence for Primary and Secondary Communication
2.7
The maximum number of slaves is determined by the sum of the individual device delays from the
frame-sync (FS) input low to the frame-sync delayed (FSD) low for all slaves according to equation 1:
Number of Slaves
(n) / tp(FS–FSD) < 1/2 shift-clock period
(1)
Where:
n is the number of slave devices.
Example:
From equation 1 above, the number of slaves is given by equation 2:
1
(n)
1
tp(FS
FSD)
(2)
assuming the master clock is 10.368 MHz and the shift clock is 2.5965 MHz and tp(FS – FSD) is 40 ns, then
according to equation 3, the number of slaves is:
2.5965 MHzx1
40 ns
192
n
2x
1
1000
4.8
(3)
The maximum number of slaves under these conditions is four.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLC320AC02I | Single-Supply Analog Interface Circuit |
| TLC320AD50IPT | SIGMA-DELTA ANALOG INTERFACE CIRCUITS WITH MASTER-SLAVE FUNCTION |
| TLC320AD50(中文) | Sigma-Delta Analog Interface Circuit With Master-Slave Function(Sigma-Delta 模擬接口具主從功能) |
| TLC34075A-110 | Color-Palette(110MHz,視頻接口調(diào)色器) |
| TLC34075A-135 | Color-Palette(135MHz,視頻接口調(diào)色器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLC320AD535IPM | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
| TLC320AD535PM | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
| TLC320AD545-EVM | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TLC320AD545IPT | 功能描述:接口—CODEC Sngl Ch W/Hybrid Op Amps & Speaker Drvr RoHS:否 制造商:Texas Instruments 類(lèi)型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類(lèi)型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLC320AD545IPTG4 | 功能描述:接口—CODEC Sngl Ch W/Hybrid Op Amps & Speaker Drvr RoHS:否 制造商:Texas Instruments 類(lèi)型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類(lèi)型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。