- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359289 > THC63LVDF64B (THine Electronics, Inc.) LVDS 24Bit/18Bit COLOR HOST-LCD PANEL INTERFACE RECEIVER PDF資料下載
參數(shù)資料
| 型號(hào)： | THC63LVDF64B |
| 廠商： | THine Electronics, Inc. |
| 英文描述： | LVDS 24Bit/18Bit COLOR HOST-LCD PANEL INTERFACE RECEIVER |
| 中文描述： | LVDS的24Bit/18Bit彩色主機(jī)- LCD面板接口接收器 |
| 文件頁(yè)數(shù)： | 1/10頁(yè) |
| 文件大?。?/td> | 167K |
| 代理商： | THC63LVDF64B |
THC63LVDF84B/THC63LVDF64B_Rev2.0
Copyright 2001-2003 THine Electronics, Inc. All rights reserved 1
THine Electronics, Inc.
THC63LVDF84B/THC63LVDF64B
LVDS 24Bit/18Bit COLOR HOST-LCD PANEL INTERFACE RECEIVER
General Description
The THC63LVDF84B/THC63LVDF64B receiver sup-
ports wide VCC range(2.5~3.6V). At single 2.5V sup-
ply, the THC63LVDF84B/THC63LVDF64B reduces
EMI and power consumption.
The THC63LVDF84B receiver convert the four
LVDS(Low Voltage Differential Signaling) data streams
back into 28bits of CMOS/TTL data with falling edge
clock.
At a transmit clock frequency of 85MHz, 28bits of RGB
data and 4bits of LCD timing and control data
(HSYNC, VSYNC, CNTL1, CNTL2) are transmitted at
a rate of 2.3Gbps.
Also the THC63LVDF64B receiver convert the three
LVDS data streams back into 21bits of CMOS/TTL data
with falling edge clock.
At a transmit clock frequency of 85MHz, 21bits of RGB
data and 4bits of LCD timing and control data
(HSYNC, VSYNC, CNTL1, CNTL2) are transmitted at
a rate of 1.78Gbps.
Features
Wide VCC range: 2.5~3.6V
Wide dot clock range: 20-85MHz suited for VGA,
SVGA, XGA and SXGA (VCC=3.0~3.6V)
Wide dot clock range: 20-70MHz suited for VGA,
SVGA, XGA and SXGA (VCC=2.5V~3.6V)
PLL requires No external components
Rx power consumption < 80mW @VCC 2.5V,
65MHz Grayscale
Power-Down Mode
Low profile 56 Lead or 48 Lead TSSOP Package
Pin compatible with THC63LVDF84A/F64A
Block Diagram
L
PLL
RA +/-
RB +/-
RC +/-
RD +/-
RCLK +/-
/PDWN
RA0-6
RC0-6
RD0-6
RECEIVER
CLOCK OUT
(20 to 85MHz)
CMOS/TTL
OUTPUT
RB0-6
CLOCK
(LVDS)
20 to 85MHz
DATA
(LVDS)
(140-595Mbit/On Each LVDS Channel)
7
7
7
7
L
PLL
RA +/-
RB +/-
RC +/-
RCLK +/-
/PDWN
RA0-6
RC0-6
RECEIVER
CLOCK OUT
(20 to 85MHz)
CMOS/TTL
OUTPUT
RB0-6
CLOCK
(LVDS)
20 to 85MHz
DATA
(LVDS)
7
7
7
THC63LVDF64B
THC63LVDF84B
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| THC63LVDM63R | REDUCED SWING LVDS 24Bit/18Bit COLOR HOST-LCD PANEL INTERFACE |
| THCV213 | LVDS SerDes transmitter and receiver |
| THS4302RGTR | WIDEBAND FIXED-GAIN AMPLIFIER |
| THS4302RGTRG4 | WIDEBAND FIXED-GAIN AMPLIFIER |
| THS4302RGTT | WIDEBAND FIXED-GAIN AMPLIFIER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| THC63LVDF84B | 制造商:THine Electronics Inc 功能描述: |
| THC63LVDM63R | 制造商:THINE 制造商全稱:THINE 功能描述:REDUCED SWING LVDS 24Bit/18Bit COLOR HOST-LCD PANEL INTERFACE |
| THC63LVDM83C-5S | 制造商:THine Electronics Inc 功能描述:Tray |
| THC63LVDM83D | 制造商:THine Electronics Inc 功能描述: |
| THC63LVDM83E | 制造商:THine Electronics Inc 功能描述:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。