參數(shù)資料
型號: TDA8295HN/C2
廠商: NXP SEMICONDUCTORS
元件分類: 接收器
英文描述: AM/FM, AUDIO/VIDEO DEMODULATOR, PQCC40
封裝: 6 X 6 MM, 0.85 MM HEIGHT, PLASTIC, MO-220, SOT618-1, HVQFN-40
文件頁數(shù): 47/83頁
文件大?。?/td> 3440K
代理商: TDA8295HN/C2
TDA8295_C2_2
NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 02 — 27 November 2009
51 of 83
NXP Semiconductors
TDA8295
Digital global standard low IF demodulator for analog TV and FM radio
9.3.20 GPIOs
In the TDA8295, three general purpose input/outputs are implemented.
Table 62.
GPIOREG_0 register (address 44h) bit description
Legend: * = default value.
Bit
Symbol
Access Value
Description
7 to 4 GP1_CF[3:0]
R/W
It determines how the general purpose pin GPIO1 is
configured.
0000
The GPIO1 pin is in Input mode. The input value is
stored in GP1_VAL.
0001*
The GPIO1 pin is in Open-drain mode. The output
value is determined by GP1_VAL.
0011
The GPIO1 pin is in Output mode. The PLL output
clock divided by two is delivered.
0100
to
1011
The GPIO1 pin is in Output mode. HVPLL signals are
delivered. The output is a one bit signal of
HVPLL_BUS[7:0] according to Table 64.
XXXX
Don’t care if I2CSW_EN = 1. Then the pad is
configured as I2C-bus feed-through like described in
3 to 0 GP0_CF[3:0]
R/W
It determines how the general purpose pin GPIO0 is
configured.
0000
The GPIO0 pin is in Input mode. The input value is
stored in GP0_VAL.
0001*
The GPIO0 pin is in Open-drain mode. The output
value is determined by GP0_VAL.
0011
The GPIO0 pin is in Output mode. The PLL output
clock divided by two is delivered.
0100
to
1011
The GPIO0 pin is in Output mode. HVPLL signals are
delivered. The output is a one bit signal of
HVPLL_BUS[7:0] according to Table 64.
Table 63.
GPIOREG_1 register (address 45h) bit description
Legend: * = default value.
Bit
Symbol
Access Value
Description
7
I2CSW_EN
R/W
0*
When I2CSW_EN = 1, GPIO1 and GPIO2 are
configured as an I2C-bus feed-through independently of
the GP1_CF and GP2_CF value. When
I2CSW_ON = 0, the feed-through switch is open, and
GPIO1 and GPIO2 are in 3-state. When the switch is
closed (I2CSW_ON = 1), the I2C-bus clock and data
signals (SCL and SDA) are available on the GPIO1 and
GPIO2 pins.
6
I2CSW_ON
R/W
0*
5 and 4 -
R/W
-
not used
相關(guān)PDF資料
PDF描述
TDA8310AN SPECIALTY CONSUMER CIRCUIT, PDIP52
TDA8310N SPECIALTY CONSUMER CIRCUIT, PDIP52
TDA8315T-T COLOR SIGNAL DECODER, PDSO24
TDA8315TD COLOR SIGNAL DECODER, PDSO24
TDA8362N SPECIALTY CONSUMER CIRCUIT, PDIP52
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TDA8296 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital global standard low IF demodulator for analog TV and FM radio
TDA8296HN 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital global standard low IF demodulator for analog TV and FM radio
TDA8296HN/C1,518 功能描述:調(diào)節(jié)器/解調(diào)器 DIGITAL GLOBAL IF DEMODULATOR RoHS:否 制造商:Texas Instruments 封裝 / 箱體:PVQFN-N24 封裝:Reel
TDA8296HN/C1,551 功能描述:調(diào)節(jié)器/解調(diào)器 DIGITAL GLOBAL IF DEMODULATOR RoHS:否 制造商:Texas Instruments 封裝 / 箱體:PVQFN-N24 封裝:Reel
TDA8296HN/C1,557 功能描述:調(diào)節(jié)器/解調(diào)器 DIGITAL GLOBAL IF DEMODULATOR RoHS:否 制造商:Texas Instruments 封裝 / 箱體:PVQFN-N24 封裝:Reel