參數(shù)資料
型號: TAS5001PFBG4
廠商: Texas Instruments, Inc.
英文描述: TRUE DIGITAL AUDIO AMPLIFIER DIGITAL AUDIO PWM PROCESSOR
中文描述: 真正的數(shù)字音頻放大器,數(shù)字音頻PWM處理器
文件頁數(shù): 6/19頁
文件大?。?/td> 254K
代理商: TAS5001PFBG4
TAS5001
SLES009A
SEPTEMBER 2001
REVISED DECEMBER 2001
6
www.ti.com
functional description (continued)
digital interpolation filter
The 24-bit high-performance linear phase FIR interpolation filter up-samples the input digital data at a rate of
four times (double speed mode = 88.2 kHz or 96 kHz), or eight times (normal mode = 32 kHz, 44.1 kHz, or 48
kHz) the incoming sample rate. This filter provides very low pass-band ripple and optimized time domain
transient response for accurate music reproduction.
digital PWM modulator
The interpolation filter output is sent to the modulator. This modulator consists of a high performance fourth order
digital noise shaper and a PCM-to-PWM converter. Following the noise shaper, the PCM signal is fed into a very
low distortion PCM-to-PWM conversion block, buffered, and output from the chip. The modulation scheme is
based on a 2-state control of the H-bridge output.
control, status, and operational modes
The TAS5001 control section consists of several control-input pins. Three serial mode pins (MOD0, MOD1, and
MOD2) are provided to select various serial data formats. During normal operating conditions if any of the
MOD0, MOD1, or MOD2 pins changes state, a reset sequence is initiated. Also provided are separate
power-down (PDN), reset (RESET), and mute (MUTE) pins.
power up
At power up the VALID_L and VALID_R pins are asserted low and the PWM outputs go to the hard mute state
in which the P outputs are held low and the M outputs are held high. Following initialization, the TAS5001 comes
up in the operational state (differential PWM audio). There are two cases of power-up timing. The first case is
shown in Figure 1 with RESET preceding PDN. The second case is shown in Figure 2 with PDN preceding
RESET.
Initialization Time = 100 ms max
RESET
PDN
VALID_L
VALID_R
Figure 1. Power-Up Timing (RESET Preceding PDN)
Initialization Time = 5 ms max
RESET
PDN
Greater Than 16 MCLK Periods
VALID_L
VALID_R
Figure 2. Power-Up Timing (PDN Preceding RESET)
相關PDF資料
PDF描述
TAS5010IPFBRG4 TRUE DIGITAL AUDIO AMPLIFIER DIGITAL AUDIO PWM PROCESSOR
TAS5028A 8 Channel Digital Audio PWM Processor
TAS5028APAG 8 Channel Digital Audio PWM Processor
TAS5028APAGG4 8 Channel Digital Audio PWM Processor
TAS5028APAGR 8 Channel Digital Audio PWM Processor
相關代理商/技術參數(shù)
參數(shù)描述
TAS5001PFBR 功能描述:音頻 DSP Digital Audio PWM Processor RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風格: 封裝 / 箱體: 封裝:Tube
TAS5001PFBRG4 功能描述:音頻 DSP Dig Aud PWM Proc RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風格: 封裝 / 箱體: 封裝:Tube
TAS5010 制造商:TI 制造商全稱:Texas Instruments 功能描述:TRUE DIGITAL AUDIO AMPLIFIER TAS5010 DIGITAL AUDIO PWM PROCESSOR
TAS5010_06 制造商:TI 制造商全稱:Texas Instruments 功能描述:TRUE DIGITAL AUDIO AMPLIFIER DIGITAL AUDIO PWM PROCESSOR
TAS5010-5112F2EVM 功能描述:音頻 IC 開發(fā)工具 TAS5010-5112F2 Eval Mod RoHS:否 制造商:Texas Instruments 產品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V