- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385876 > STPCCONSUMER-S (意法半導(dǎo)體) CONNECTOR ACCESSORY PDF資料下載
參數(shù)資料
| 型號： | STPCCONSUMER-S |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | CONNECTOR ACCESSORY |
| 中文描述： | 連接器附件 |
| 文件頁數(shù)： | 19/51頁 |
| 文件大?。?/td> | 836K |
| 代理商： | STPCCONSUMER-S |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁
PIN DESCRIPTION
19/51
Release B
This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.
2.2.9 VIDEO INTERFACE
VCLK
Pixel Clock Input.This signal is used to syn-
chronise data being transfered from an external
video device to either the frame buffer, or alterna-
tively out the TV output in bypass mode. This pin
can be sourced from STPC if no external VCLK is
detected, or can be input from an external video
clock source.
VIN[7:0]
YUV Video DataInput CCIR 601 or656.
Time multiplexed 4:2:2 luminance and chromi-
nance data as defined in ITU-R Rec601-2 and
Rec656 (except for TTL input levels). This bus
typically carries a stream of Cb,Y,Cr,Y digital vid-
eo at VCLK frequency, clocked on the rising edge
(by default) of VCLK.
VCS
Line synchronisation Output. This pin is an
input in ODDEV+HSYNC or VSYNC + HSYNC or
VSYNC slave modes and an output in all other
modes (master/slave)
ODD_EVEN
Frame Synchronisation Ourput. This
pin supports the Frame synchronisation signal. It
is an input in slave modes, except when sync is
extracted from YCrCbdata, and an output in mas-
ter mode and when sync is extracted from YCrCb
data
The signal is synchronous to rising edge of DCLK.
The default polarity for this pin is:
- odd (not-top) field : LOW level
- even (bottom) field : HIGH level
2.2.10 TV OUTPUT
RED_TV / C_TV
Analog video outputs synchro-
nized with CVBS.This outputis current-driven and
must be connected to analog ground over a load
resistor (R
). Following the load resistor, a
simple analog low pass filter is recommended. In
S-VHS mode, this is the Chrominance Output.
GREEN_TV / Y_TV
Analog video outputs syn-
chronized with CVBS. This output is current-driv-
en and must be connected to analog ground over
a load resistor (R
). Following the load resis-
tor, a simple analog low pass filter is recommend-
ed. In S-VHS mode, this is the Luminance Output.
BLUE_TV / CVBS
Analog video outputs synchro-
nized with CVBS.This outputis current-driven and
must be connected to analog ground over a load
resistor (R
). Following the load resistor, a
simple analog low pass filter is recommended. In
S-VHS mode, this is a second composite output.
CVBS
Analog video composite output (luminance/
chrominance). CVBS is current-driven and must
be connected to analog ground over a load resis-
tor (R
). Following the load resistor, a simple
analog low pass filter is recommended.
IREF1_TV
Ref. current for CVBS 10-bit DAC.
IREF2_TV
Reference current for RGB 9-bit DAC.
VREF1_TV
Ref. voltage for CVBS 10-bit DAC.
VREF2_TV
Reference voltagefor RGB 9-bit DAC.
VSSA_TV
Analog V
SS
for DACs.
VDDA_TV
Analog V
DD
for DACs.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| STPCI0166BTC3 | PC Compatible Embedded Microprocessor |
| STPCINDUSTRIAL | PC Compatible Embedded Microprocessor |
| STPCI0180BTC3 | PC Compatible Embedded Microprocessor |
| STPCI0180BTI3 | PC Compatible Embedded Microprocessor |
| STPCI0166BTI3 | PC Compatible Embedded Microprocessor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| STPCD01 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:STPC CLIENT DATASHEET / PC COMPATIBLE EMBEDED MICROPROCESSOR |
| STPCD0110BTC3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
| STPCD0112BTC3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
| STPCD0113BTC3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
| STPCD0166BTA3 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:PC Compatible Embedded Microprocessor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。