參數(shù)資料
型號: STM32W108CBU62
廠商: STMICROELECTRONICS
元件分類: 微控制器/微處理器
英文描述: SPECIALTY MICROPROCESSOR CIRCUIT, QCC48
封裝: 7 X 7 MM, ROHS COMPLIANT, VFQFPN-48
文件頁數(shù): 155/208頁
文件大小: 2801K
代理商: STM32W108CBU62
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁當前第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁
System modules
STM32W108CB, STM32W108HB
Doc ID 16252 Rev 6
In normal operation an application may request one of two low power modes through
program execution:
Idle Sleep is achieved by executing a WFI instruction whilst the SLEEPDEEP bit in the
Cortex System Control register (SCS_SCR) is clear. This puts the CPU into an idle
state where execution is suspended until an interrupt occurs. This is indicated by the
state at the bottom of the diagram. Power is maintained to the core logic of the
STM32W108 during the Idle Sleeping state.
Deep sleep is achieved by executing a WFI instruction with the SLEEPDEEP bit in
SCS_SCR set. This triggers the state transitions around the main loop of the diagram,
resulting in powering down the STM32W108's core logic, and leaving only the always-
on domain powered. Wake up is triggered when one of the pre-determined events
occurs.
If a deep sleep is requested the STM32W108 first enters a pre-deep sleep state. This state
prevents any section of the chip from being powered off or reset until the SWJ goes idle (by
clearing CSYSPWRUPREQ). This pre-deep sleep state ensures debug operations are not
interrupted.
In the deep sleep state the STM32W108 waits for a wake up event which will return it to the
running state. In powering up the core logic the ARM Cortex-M3 is put through a reset
cycle and ST software restores the stack and application state to the point where deep sleep
was invoked.
6.5.3
Further options for deep sleep
By default, the low-frequency internal RC oscillator (OSCRC) is running during deep sleep
(known as deep sleep 1).
To conserve power, OSCRC can be turned off during deep sleep. This mode is known as
deep sleep 2. Since the OSCRC is disabled, the sleep timer and watchdog timer do not
function and cannot wake the chip unless the low-frequency 32.768 kHz crystal oscillator is
used. Non-timer based wake sources continue to function. Once a wake event occurs, the
OSCRC restarts and becomes enabled.
6.5.4
Use of debugger with sleep modes
The debugger communicates with the STM32W108 using the SWJ.
When the debugger is connected, the CDBGPWRUPREQ bit in the debug port in the SWJ
is set, the STM32W108 will only enter deep sleep 0 (the Emulated Deep Sleep state). The
CDBGPWRUPREQ bit indicates that a debug tool is connected to the chip and therefore
there may be debug state in the system debug components. To maintain the state in the
system debug components only deep sleep 0 may be used, since deep sleep 0 will not
cause a power cycle or reset of the core domain. The CSYSPWRUPREQ bit in the debug
port in the SWJ indicates that a debugger wants to access memory actively in the
STM32W108. Therefore, whenever the CSYSPWRUPREQ bit is set while the STM32W108
is awake, the STM32W108 cannot enter deep sleep until this bit is cleared. This ensures the
STM32W108 does not disrupt debug communication into memory.
Clearing both CSYSPWRUPREQ and CDBGPWRUPREQ allows the STM32W108 to
achieve a true deep sleep state (deep sleep 1 or 2). Both of these signals also operate as
wake sources, so that when a debugger connects to the STM32W108 and begins accessing
the chip, the STM32W108 automatically comes out of deep sleep. When the debugger
相關(guān)PDF資料
PDF描述
STM8L162R8T3 8-BIT, FLASH, 16 MHz, RISC MICROCONTROLLER, PQFP64
STM8L162R8T6 8-BIT, FLASH, 16 MHz, RISC MICROCONTROLLER, PQFP64
STMPE2401TBR 24 I/O, PIA-GENERAL PURPOSE, PBGA36
STMPE801MTR 8 I/O, PIA-GENERAL PURPOSE, PDSO16
STMPS2262MTR 4 I/O, PIA-GENERAL PURPOSE, PDSO8
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
STM32W108CBU63TR 功能描述:射頻微控制器 - MCU 32BIT ARM Cortex M3 IEEE 802.15.4 64kB RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:Si100x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:24 MHz 程序存儲器大小:64 KB 數(shù)據(jù) RAM 大小:4 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LGA-42 安裝風格:SMD/SMT 封裝:Tube
STM32W108CBU64 制造商:STMicroelectronics 功能描述:STM32 WITH AN ON-CHIP 802.15.4 TRANSCEIVER - Bulk
STM32W108CBU64TR 功能描述:射頻微控制器 - MCU 32BIT ARM Cortex M3 IEEE 802.15.4 64kB RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:Si100x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:24 MHz 程序存儲器大小:64 KB 數(shù)據(jù) RAM 大小:4 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:LGA-42 安裝風格:SMD/SMT 封裝:Tube
STM32W108CCU73TR 功能描述:RF片上系統(tǒng) - SoC Hi-prf IEEE 802.15.4 wireless SOC 256Kb RoHS:否 制造商:Texas Instruments 類型:Zigbee 處理器系列:CC253 核心:8051 最大數(shù)據(jù)速率:250 Kbps 輸出功率:4.5 dBm 靈敏度:- 97 dBm 工作電源電壓:2 V to 3.6 V 接收供電電流:24.3 mA 傳輸供電電流:33.5 mA 程序存儲器大小:256 KB 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:QFN-40
STM32W108CCU74TR 功能描述:RF片上系統(tǒng) - SoC Hi-prf IEEE 802.15.4 wireless SOC 256Kb RoHS:否 制造商:Texas Instruments 類型:Zigbee 處理器系列:CC253 核心:8051 最大數(shù)據(jù)速率:250 Kbps 輸出功率:4.5 dBm 靈敏度:- 97 dBm 工作電源電壓:2 V to 3.6 V 接收供電電流:24.3 mA 傳輸供電電流:33.5 mA 程序存儲器大小:256 KB 工作溫度范圍:- 40 C to + 125 C 封裝 / 箱體:QFN-40