- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383840 > ST7LITE19F1B6 FUSE CLIP 3AG SLDR LUG TIN BRASS PDF資料下載
參數(shù)資料
| 型號： | ST7LITE19F1B6 |
| 英文描述： | FUSE CLIP 3AG SLDR LUG TIN BRASS |
| 中文描述： | ST7LITE1 - 8單電壓閃存EEPROM的MEMORY.DATA位MCU。 ADC的。 4定時器。的SPI |
| 文件頁數(shù)： | 28/122頁 |
| 文件大?。?/td> | 1716K |
| 代理商： | ST7LITE19F1B6 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁
ST7LITE0, ST7SUPERLITE
28/122
1
7.5 SYSTEM INTEGRITY MANAGEMENT (SI)
The System Integrity Management block contains
the Low voltage Detector (LVD) and Auxiliary Volt-
age Detector (AVD) functions. It is managed by
the SICSR register.
7.5.1 Low Voltage Detector (LVD)
The Low Voltage Detector function (LVD) gener-
ates a static reset when the V
DD
supply voltage is
below a V
IT-(LVD)
reference value. This means that
it secures the power-up as well as the power-down
keeping the ST7 in reset.
The V
IT-(LVD)
reference value for a voltage drop is
lower than the V
IT+(LVD)
reference value for power-
on in order to avoid a parasitic reset when the
MCU starts running and sinks current on the sup-
ply (hysteresis).
The LVD Reset circuitry generates a reset when
V
DD
is below:
– V
IT+(LVD)
when V
DD
is rising
– V
IT-(LVD)
when V
DD
is falling
The LVD function is illustrated in
Figure 17
.
The voltage threshold can be configured by option
byte to be low, medium or high. See
section 15.1
on page 109
.
Provided the minimum V
DD
value (guaranteed for
the oscillator frequency) is above V
IT-(LVD)
, the
MCU can only be in two modes:
– under full software control
– in static safe reset
In these conditions, secure operation is always en-
sured for the application without the need for ex-
ternal reset hardware.
During a Low Voltage Detector Reset, the RESET
pin is held low, thus permitting the MCU to reset
other devices.
Notes
:
The LVD is an optional function which can be se-
lected by option byte. See
section 15.1 on page
109
.
It allows the device to be used without any external
RESET circuitry.
If the LVD is disabled, an external circuitry must be
used to ensure a proper power-on reset.
Caution:
If an LVD reset occurs after a watchdog
reset has occurred, the LVD will take priority and
will clear the watchdog flag.
Figure 17. Low Voltage Detector vs Reset
V
DD
V
IT+
(LVD)
V
IT-
(LVD)
RESET
V
hys
相關PDF資料 |
PDF描述 |
|---|---|
| ST7LITE19F1M6 | ST7LITE1 - 8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY.DATA EEPROM. ADC. 4 TIMERS. SPI |
| ST890B | 1.2 CURRENT LIMITED HIGH SIDE WITH THERMAL SHUTDOWN |
| ST890C | 1.2 CURRENT LIMITED HIGH SIDE WITH THERMAL SHUTDOWN |
| ST890 | 1.2A CURRENT LIMITED HIGH SIDE WITH THERMAL SHUTDOWN |
| ST8LR2 | PHOTOTRANSISTOR | NPN | 800NM PEAK WAVELENGTH | 20M | LED-2B |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ST7LITE19F1M6 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ST7LITE1 - 8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY.DATA EEPROM. ADC. 4 TIMERS. SPI |
| ST7LITE1XB | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, 5 TIMERS, SPI |
| ST7LITE1XB_08 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, 5 TIMERS, SPI |
| ST7LITE2 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT MICROCONTROLLER WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, TIMERS, SPI |
| ST7LITE2_06 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT MICROCONTROLLER WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, TIMERS, SPI |
發(fā)布緊急采購，3分鐘左右您將得到回復。