![](http://datasheet.mmic.net.cn/370000/ST7LITE05Y0B6_datasheet_16733595/ST7LITE05Y0B6_23.png)
ST7LITE0, ST7SUPERLITE
23/122
7 SUPPLY, RESET AND CLOCK MANAGEMENT
The device includes a range of utility features for
securing the application in critical situations (for
example in case of a power brown-out), and re-
ducing the number of external components.
Main features
I
Clock Management
– 1 MHz internal RC oscillator (enabled by op-
tion byte)
– External Clock Input (enabled by option byte)
– PLL for multiplying the frequency by 4 or 8
(enabled by option byte)
I
Reset Sequence Manager (RSM)
I
System Integrity Management (SI)
– Main supply Low voltage detection (LVD) with
reset generation (enabled by option byte)
– Auxiliary Voltage detector (AVD) with interrupt
capability for monitoring the main supply (en-
abled by option byte)
7.1 INTERNAL RC OSCILLATOR ADJUSTMENT
The ST7LITE0 and ST7SUPERLITE contain an in-
ternal RC oscillator with an accuracy of 1% for a
given device, temperature and voltage. It must be
calibrated to obtain the frequency required in the
application. This is done by software writing a cal-
ibration value in the RCCR (RC Control Register).
Whenever the microcontroller is reset, the RCCR
returns to its default value (FFh), i.e. each time the
device is reset, the calibration value must be load-
ed in the RCCR. Predefined calibration values are
stored in EEPROM for 3.0 and 5V V
DD
supply volt-
ages at 25°C, as shown in the following table.
Notes:
– See “ELECTRICAL CHARACTERISTICS” on
page 78. for more information on the frequency
and accuracy of the RC oscillator.
– To improve clock stability, it is recommended to
place a decoupling capacitor between the V
DD
and V
SS
pins as close as possible to the ST7 de-
vice.
– These two bytes are systematically programmed
by ST, including on FASTROM devices. Conse-
quently, customers intending to use FASTROM
service must not use these two bytes.
Caution:
If the voltage or temperature conditions
change in the application, the frequency may need
to be recalibrated.
Refer to application note AN1324 for information
on how to calibrate the RC frequency using an ex-
ternal reference signal.
7.2 PHASE LOCKED LOOP
The PLL can be used to multiply a 1MHz frequen-
cy from the RC oscillator or the external clock by 4
or 8 to obtain f
OSC
of 4 or 8 MHz. The PLL is ena-
bled and the multiplication factor of 4 or 8 is select-
ed by 2 option bits.
– The x4 PLL is intended for operation with V
DD
in
the 2.4V to 3.3V range
– The x8 PLL is intended for operation with V
DD
in
the 3.3V to 5.5V range
Refer to
Section 15.1
for the option byte descrip-
tion.
If the PLL is disabled and the RC oscillator is ena-
bled, then f
OSC =
1MHz.
If both the RC oscillator and the PLL are disabled,
f
OSC
is driven by the external clock.
RCCR
Conditions
ST7FLITE09
Address
ST7FLITE02/
ST7FLITE05/
ST7FLITES2/
ST7FLITES5
Address
RCCR0
V
DD
=5V
T
A
=25°C
f
RC
=1MHz
V
DD
=3.0V
T
A
=25°C
f
RC
=700KHz
1000h and
FFDEh
FFDEh
RCCR1
1001h and-
FFDFh
FFDFh
1