- 您現在的位置：買賣IC網 > PDF目錄383840 > ST7LITE15F1B6 CLIP FUSE 10A 5X20MM PC MOUNT PDF資料下載
參數資料
| 型號： | ST7LITE15F1B6 |
| 英文描述： | CLIP FUSE 10A 5X20MM PC MOUNT |
| 中文描述： | ST7LITE1 - 8單電壓閃存EEPROM的MEMORY.DATA位MCU。 ADC的。 4定時器。的SPI |
| 文件頁數： | 64/122頁 |
| 文件大?。?/td> | 1716K |
| 代理商： | ST7LITE15F1B6 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁當前第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁
ST7LITE0, ST7SUPERLITE
64/122
1
SERIAL PERIPHERAL INTERFACE
(Cont’d)
11.3.6 Low Power Modes
11.3.6.1 Using the SPI to wakeup the MCU from
Halt mode
In slave configuration, the SPI is able to wakeup
the ST7 device from HALT mode through a SPIF
interrupt. The data received is subsequently read
from the SPIDR register when the software is run-
ning (interrupt vector fetch). If multiple data trans-
fers have been performed before software clears
the SPIF bit, then the OVR bit is set by hardware.
Note:
When waking up from Halt mode, if the SPI
remains in Slave mode, it is recommended to per-
form an extra communications cycle to bring the
SPI from Halt mode state to normal state. If the
SPI exits from Slave mode, it returns to normal
state immediately.
Caution:
The SPI can wake up the ST7 from Halt
mode only if the Slave Select signal (external SS
pin or the SSI bit in the SPICSR register) is low
when the ST7 enters Halt mode. So if Slave selec-
tion is configured as external (see
Section
11.3.3.2
), make sure the master drives a low level
on the SS pin when the slave enters Halt mode.
11.3.7 Interrupts
Note
: The SPI interrupt events are connected to
the same interrupt vector (see Interrupts chapter).
They generate an interrupt if the corresponding
Enable Control Bit is set and the interrupt mask in
the CC register is reset (RIM instruction).
Mode
Description
WAIT
No effect on SPI.
SPI interrupt events cause the device to exit
from WAIT mode.
SPI registers are frozen.
In HALT mode, the SPI is inactive. SPI oper-
ation resumes when the MCU is woken up by
an interrupt with “exit from HALT mode” ca-
pability. The data received is subsequently
read from the SPIDR register when the soft-
ware is running (interrupt vector fetching). If
several data are received before the wake-
up event, then an overrun error is generated.
This error can be detected after the fetch of
the interrupt routine that woke up the device.
HALT
Interrupt Event
Event
Flag
Enable
Control
Bit
Exit
from
Wait
Exit
from
Halt
SPI End of Transfer
Event
Master Mode Fault
Event
Overrun Error
SPIF
SPIE
Yes
Yes
MODF
Yes
No
OVR
Yes
No
相關PDF資料 |
PDF描述 |
|---|---|
| ST7LITE15F1M6 | CLIP FUSE 15A VERT ATO PC MOUNT |
| ST7LITE19F1B6 | FUSE CLIP 3AG SLDR LUG TIN BRASS |
| ST7LITE19F1M6 | ST7LITE1 - 8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY.DATA EEPROM. ADC. 4 TIMERS. SPI |
| ST890B | 1.2 CURRENT LIMITED HIGH SIDE WITH THERMAL SHUTDOWN |
| ST890C | 1.2 CURRENT LIMITED HIGH SIDE WITH THERMAL SHUTDOWN |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ST7LITE15F1M6 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ST7LITE1 - 8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY.DATA EEPROM. ADC. 4 TIMERS. SPI |
| ST7LITE19F1B6 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ST7LITE1 - 8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY.DATA EEPROM. ADC. 4 TIMERS. SPI |
| ST7LITE19F1M6 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ST7LITE1 - 8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY.DATA EEPROM. ADC. 4 TIMERS. SPI |
| ST7LITE1XB | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, 5 TIMERS, SPI |
| ST7LITE1XB_08 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, 5 TIMERS, SPI |
發(fā)布緊急采購，3分鐘左右您將得到回復。