參數資料
型號: ST72T121J2B6
元件分類: 8位微控制器
英文描述: 8-bit Microcontroller with 2/4/8K Bytes In-System Programmable Flash
中文描述: 8位微控制器與2/4/8K字節(jié)在系統(tǒng)可編程閃存
文件頁數: 31/93頁
文件大?。?/td> 915K
代理商: ST72T121J2B6
31/93
ST72E121 ST72T121
WATCHDOG TIMER
(Cont’d)
The application program must write in the CR reg-
ister at regular intervals during normal operation to
prevent an MCU reset. The value to be stored in
the CR register must be between FFh and C0h
(see
Table 12
):
– The WDGA bit is set (watchdog enabled)
– The T6 bit is set to prevent generating an imme-
diate reset
– The T[5:0] bits contain the number of increments
which represents the time delay before the
watchdog produces a reset.
Table 12.Watchdog Timing (f
CPU
= 8 MHz)
Notes:
Following a reset, the watchdog is disa-
bled. Once activated it cannot be disabled, except
by a reset.
The T6 bit can be used to generate a software re-
set (the WDGA bit is set and the T6 bit is cleared).
If the watchdog is activated, the HALT instruction
will generate a Reset.
5.2.4 Hardware Watchdog Option
If Hardware Watchdog is selected by option byte,
the watchdog is always active and the WDGA bit in
the CR is not used.
Refer to the device-specific Option Byte descrip-
tion.
5.2.5 Low Power Modes
5.2.6 Interrupts
None.
5.2.7 Register Description
CONTROL REGISTER (CR)
Read/Write
Reset Value: 0111 1111 (7Fh)
Bit 7 =
WDGA
Activation bit
.
This bit is set by software and only cleared by
hardware after a reset. When WDGA = 1, the
watchdog can generate a reset.
0: Watchdog disabled
1: Watchdog enabled
Note:
This bit is not used if the hardware watch-
dog option is enabled by option byte.
Bit 6:0 =
T[6:0]
7-bit timer (MSB to LSB).
These bits contain the decremented value. A reset
is produced when it rolls over from 40h to 3Fh (T6
becomes cleared).
STATUS REGISTER (SR)
Read/Write
Reset Value*: 0000 0000 (00h)
Bit 0 =
WDOGF
Watchdog flag
.
This bit is set by a watchdog reset and cleared by
software or a power on/off reset. This bit is useful
for distinguishing power/on off or external reset
and watchdog reset.
0: No Watchdog reset occurred
1: Watchdog reset occurred
* Only by software and power on/off reset
Note:
This register is not used in versions without
LVD Reset.
CR Register
initial value
FFh
C0h
WDG timeout period
(ms)
98.304
1.536
Max
Min
Mode
WAIT
Description
No effect on Watchdog.
Immediate reset generation as soon as
the HALT instruction is executed if the
Watchdog is activated (WDGA bit is
set).
HALT
7
0
WDGA
T6
T5
T4
T3
T2
T1
T0
7
0
-
-
-
-
-
-
-
WDOGF
31
相關PDF資料
PDF描述
ST72T121J2T6 8-bit Microcontroller with 2/4/8K Bytes In-System Programmable Flash
ST72T121J4B6 8-bit Microcontroller with 2/4/8K Bytes In-System Programmable Flash
ST72T121J4T6 8-bit Microcontroller with 2/4/8K Bytes In-System Programmable Flash
ST72121 8-bit Microcontroller with 2/4/8K Bytes In-System Programmable Flash
ST72121J2 8-bit Microcontroller with 2/4/8K Bytes In-System Programmable Flash
相關代理商/技術參數
參數描述
ST72T121J2T6 功能描述:8位微控制器 -MCU OTP EPROM 8K SPI/SCI RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數據總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
ST72T121J2T6S 制造商:STMicroelectronics 功能描述:
ST72T121J4B6 功能描述:8位微控制器 -MCU OTP EPROM 16K SPI/SC RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數據總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
ST72T121J4T6 功能描述:8位微控制器 -MCU OTP EPROM 16K SPI/SC RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數據總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
ST72T121J4T6S 制造商:STMicroelectronics 功能描述: