- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄299943 > ST52501LF3 MAX 7000 CPLD 128 MC 100-PQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | ST52501LF3 |
| 英文描述： | MAX 7000 CPLD 128 MC 100-PQFP |
| 中文描述： | 8位紅外驅(qū)動(dòng)重癥監(jiān)護(hù)病房。定時(shí)器/脈寬調(diào)制。 I2C總線。的SPI。脊髓損傷。低電壓 |
| 文件頁(yè)數(shù)： | 45/106頁(yè) |
| 文件大?。?/td> | 1355K |
| 代理商： | ST52501LF3 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)當(dāng)前第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)
43/106
6.2 Reset
Six reset sources are available:
s
RESET pin (external source)
s
WATCHDOG (internal source)
s
POWER ON Reset (Internal source)
s
Low Voltage Detector (internal source)
s
Power Down Reset (Internal source)
s
Programmable Halt Wake-up (Internal source)
When a Reset event occurs, the user program
restarts from the beginning.
6.2.1 External Reset. Reset is an input pin. An
internal reset does not affect this pin. A Reset
signal
originated
by
external
sources
is
recognized immediately. The RESET pin may be
used to ensure Vdd has risen to a point where the
ICU can operate correctly before the user program
is run. Reset must be set to Vdd in working mode.
A Pull up resistor of 100 K
guarantees that the
RESET pin is at level “1” when no HALT or Power-
On events occur. If an external resistor is
connected to the RESET pin a minimum value of
10K
must be used.
6.2.2 Power Down Reset (PDR). In
order
to
assure the device has correctly restarted, after the
supply voltage has gone below the working level
(around 1.75 V typical), the PDR supplies an
internal reset of the device. The threshold is fixed
in the range 1.7 V -1.85 V (typical: see electrical
characteristics). An analog spike filtering of around
10
s is considered to avoid unwanted resets.
Figure 6.2 Reset Block Diagram
The PDR works also in Wait and Halt modes,
assuring a continuous monitoring of the device
supply voltage. The PDR can be enabled/disabled
with the Option Byte 3 (PLVD_SET) bit 7.
6.2.3 POR & Reset Procedures.
After the Reset pin is set to Vdd or following a
Power-On Reset event, a Power Down Reset or a
Programmable Halt Wake-up reset (occurred in
Halt mode), the device does not start until the
internal supply voltage has reached the nominal
level of around 1.75 V (typical: see electrical
characteristics) when the PDR releases the reset.
Warning: If the PDR is off, the POR cannot restart.
To make the device restart correctly in this
situation, the supply voltage VDD must drop to 0 V
before restarting the device.
After this level has been
reached, the internal
oscillator (10 MHz) is started and a delay period of
128 Internal clock cycles (12.8
s) is initiated, in
order to allow the oscillator to stabilize and to
ensure that recovery has taken place from the
Reset state.
Then, unless an external quartz clock is configured
to be used, another short count of 4 Internal clock
cycles (400 ns) starts before running the user
program.
Otherwise, if an external quartz clock has been
configured to be used, the Option Byte 7
(WAKEUP) is read and counting starts before
running the user program. The duration of the
counting depends on the contents of the Option
Byte 7 (WAKEUP), that works as a prescaler,
according to the following formula:
POWER-ON
RESET
Vdd
RESET
128 x TCLK
PDR
INTERNAL RESET
WATCHDOG RESET
POW ER DOW N RESET
(W AKEUP+1)
x 128 x TCLK
WATCHDOG
PHW RESET (HALT MODE)
PHW
PROGRAMMABLE LOW VOLTAGE DETECTOR RESET
PLVD
PHW RESET (RUN MODE)
CKMOD1:0
INTERNAL / RC CLOCK
QUARTZ CLOCK
TCLK = Internal Clock period (100 ns)
CKMOD1:0 = see Option Byte 0 (OSC_CR)
W AKEUP = see Option Byte 7 (W AKEUP)
4 x TCLK
Delay
128
WAKEUP
1
+
() Tclk
×
=
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST52501LG1 | MAX 7000 CPLD 128 MC 160-PQFP |
| ST52501LG2 | MAX 7000 CPLD 128 MC 100-TQFP |
| ST52501LG3 | MAX 7000 CPLD 128 MC 100-TQFP |
| ST52501LK1 | MAX 7000 CPLD 160 MC 84-PLCC |
| ST52501LK2 | MAX 7000 CPLD 160 MC 100-TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST52501LG1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT ICU WITH IR DRIVER. TIMER/PWM. I2C. SPI. SCI. LOW VOLTAGE |
| ST52501LG2 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT ICU WITH IR DRIVER. TIMER/PWM. I2C. SPI. SCI. LOW VOLTAGE |
| ST52501LG3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT ICU WITH IR DRIVER. TIMER/PWM. I2C. SPI. SCI. LOW VOLTAGE |
| ST52501LK1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT ICU WITH IR DRIVER. TIMER/PWM. I2C. SPI. SCI. LOW VOLTAGE |
| ST52501LK2 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT ICU WITH IR DRIVER. TIMER/PWM. I2C. SPI. SCI. LOW VOLTAGE |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。