- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄299943 > ST52440G2 MAX 7000 CPLD 64 MC 44-TQFP PDF資料下載
參數(shù)資料
| 型號： | ST52440G2 |
| 英文描述： | MAX 7000 CPLD 64 MC 44-TQFP |
| 中文描述： | 8位重癥監(jiān)護(hù)病房與定時器/脈寬調(diào)制。模擬比較器。可控硅/ PWM定時器。水分散粒劑。提供了8K存儲器 |
| 文件頁數(shù)： | 42/88頁 |
| 文件大?。?/td> | 1162K |
| 代理商： | ST52440G2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當(dāng)前第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
ST52T430/E430
47/88
One Channel Continuous Mode
In this mode (SEQ = ‘0’’, LP = ‘1’) a continuous
conversion flow is entered by a starting event on
the channel selected by the CH0, CH1, CH2 bits
For example: CH(2:0) = ‘011’ means continuous
conversion of channel 3. At the end of each
conversion the relative IR is updated with the last
conversion result, while the former value is lost.
To stop the conversion STR has to be set to ‘0’.
Multiple Channels Continuous Mode
In this mode (SEQ = ‘1’’, LP = ‘1’) a continuous
conversion flow is entered by a starting event on
the channels selected by the CH0, CH1, CH2 bits.
i.e CH(2:0) = ‘011’ means continuous conversion
of channel 0,1,2 and 3.
At the end of each conversion the relative IRs are
updated with the last conversion results, while the
former values are lost.
To stop the conversion STR has to be set to ‘0’.
8.2.2 Power Down Mode.
Before enabling any A/D operation mode, set the
POW bit of the A/D configuration register to ‘1’ at
least 60
s before the first conversion starts to
enable the biasing circuit inside the analog section
of the converter. Clearing the POW bit (POW = ‘0’)
is useful when the A/D is not used, reducing the
total chip power consumption. This state is also the
reset configuration and it is forced by hardware
when the core is in HALT state (after a HALT
instruction execution).
8.3 A/D Registers Description
The result of the conversions of the 8 available
channels are loaded in the 8 Input Register from
decimal address 1 to decimal address 8. (IR (1:8)
see Table 2.2)). Every IR(1:8) is reloaded with a
new value at the end of the conversion of the
correspondent analog input.
By using the assembler instruction:
LDRI RAM_Reg. IR_i
the value stored in the i-th IR is transferred on the
RAM location RAM_Reg.
The A/D configuration register is the REG_CONF
3. Figure 6.2 illustrates the structure of this
register, which manages the A/D logic operation.
The A/D configuration register (REG_CONF 3) is
programmable as following:
b7-b5 =
CH2, CH1, CH0: Last Conversion
Address. These 3 bits define the last analog input.
The first analog input is converted, then the
address
is
incremented
for
the
successive
conversion until the channel identified by CH0-
CH2 is converted. The (CH2, CH1, CH0) bits
define the group of channels to be scanned. When
setting CH2=0 CH1=0 CH0=0 only channel 0 is
converted.
b4 = SCK: Master clock divider. ST52x430 can
work with a clock frequency up to 20 MHz. The
SCK must be set to ‘1’ when the ST52x430 clock is
higher then 10 MHz. It is useful to set SCK = ‘1’
even when the clock master is lower than 10 MHz
and a high accuracy is required.
b3 = SEQ: Multiple/Single channel. When SEQ is
set to ‘0’ the channel identified by CH(2:0) is
converted. If SEQ is set to ‘1’ the group of channels
identified by CH(2:0) are converted.
b2= POW: Power Up/ Power Down. A logical ‘1’
enables the A/D logic and analog circuitry.
Logical level ‘0’ disables all power consuming
logic, allowing a low power idle status.
b1 = LP: Continuous/Single. When this bit is set to
‘1’
(continuous
mode),
the
first
conversion
sequences are started by the STR bit then a
continuous conversion flow is processed.
When LP=’0’ (single mode) only one sequence of
conversions is started when STR is set.
b0 = STR: Start/Stop. A logical level ‘1’ enables
starting a conversion sequence; a logical level ‘0’
stops the conversion. When the A/D is running in
the Single Modes (LP=’0’), this bit is hardware
reset at the end of a conversion sequence.
Table 8.1 A/D Conf. Register (Reg_Conf 3)
Bit
Name
Value
Description
0
STR
0
Stop Conversion
1
Start Conversion
1LP
0
Single Conversion
1
Continuous
2POW
0
A/D OFF
1
A/D ON
3
SEQ
0
Single Channel Conv.
1
Multiple Channels Conv
4
SCK
0
Clock not Divided
1
Clock Divided
5
CH(2:0)
000
Channel 0
001
Channel 1
010
Channel 2
6
011
Channel 3
100
Channel 4
7
101
Channel 5
110
Channel 6
111
Channel 7
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST52440G3 | MAX 7000 CPLD 64 MC 44-TQFP |
| ST52501LF1 | MAX 7000 CPLD 128 MC 84-PLCC |
| ST52501LF2 | MAX 7000 CPLD 128 MC 100-TQFP |
| ST52501LF3 | MAX 7000 CPLD 128 MC 100-PQFP |
| ST52501LG1 | MAX 7000 CPLD 128 MC 160-PQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST52440G3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT ICU WITH TIMER/PWM. ANALOG COMPARATOR. TRIAC/PWM TIMER. WDG. UP TO 8K EPROM |
| ST5-24B19 | 功能描述:電源變壓器 SPLIT BOBBIN HORZ MOUNT XFMR RoHS:否 制造商:Triad Magnetics 功率額定值:12 VA 初級電壓額定值:115 V / 230 V 次級電壓額定值:12 V / 24 V 安裝風(fēng)格:SMD/SMT 一次繞組:Dual Primary Winding 二次繞組:Dual Secondary Winding 長度:2.5 in 寬度:2 in 高度:1.062 in |
| ST525 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRANSISTOR | BJT | NPN | 200V V(BR)CEO | 5A I(C) | TO-3 |
| ST52501LF1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT ICU WITH IR DRIVER. TIMER/PWM. I2C. SPI. SCI. LOW VOLTAGE |
| ST52501LF2 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-BIT ICU WITH IR DRIVER. TIMER/PWM. I2C. SPI. SCI. LOW VOLTAGE |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。