參數(shù)資料
型號: ST16C452IJ68
廠商: EXAR CORP
元件分類: 微控制器/微處理器
英文描述: DUAL UART WITH PARALLEL PRINTER PORT
中文描述: 2 CHANNEL(S), 1.5M bps, SERIAL COMM CONTROLLER, PQCC68
封裝: PLASTIC, LCC-68
文件頁數(shù): 15/30頁
文件大?。?/td> 162K
代理商: ST16C452IJ68
15
ST16C452/452PS
Rev. 3.20
IER BIT-3:
Logic 0 = Disable the modem status register interrupt.
(normal default condition)
Logic 1 = Enable the modem status register interrupt.
IER BIT 4-7:
Not Used - initialized to a logic 0.
Interrupt Status Register (ISR)
The 452/452PS provides four levels of prioritized
interrupts to minimize external software interaction.
The Interrupt Status Register (ISR) provides the user
with four interrupt status bits. Performing a read cycle
on the ISR will provide the user with the highest
pending interrupt level to be serviced. No other inter-
rupts are acknowledged until the pending interrupt is
serviced. Whenever the interrupt status register is
read, the interrupt status is cleared. However it should
be noted that only the current pending interrupt is
cleared by the read. A lower level interrupt may be
seen after rereading the interrupt status bits. The
Interrupt Source Table 8 (below) shows the data
values (bits 0-3) for the four prioritized interrupt levels
and the interrupt sources associated with each of
these interrupt levels:
Interrupt Enable Register (IER)
The Interrupt Enable Register (IER) masks the inter-
rupts from receiver ready, transmitter empty, line
status and modem status registers. These interrupts
would normally be seen on the INT A,B output pins.
IER BIT-0:
This interrupt will be issued when the RHR is full or is
cleared when the RHR is empty.
Logic 0 = Disable the receiver ready interrupt. (normal
default condition)
Logic 1 = Enable the receiver ready interrupt.
IER BIT-1:
This interrupt will be issued whenever the THR is
empty and is associated with bit-1 in the LSR register.
Logic 0 = Disable the transmitter empty interrupt.
(normal default condition)
Logic 1 = Enable the transmitter empty interrupt.
IER BIT-2:
This interrupt will be issued whenever a fully as-
sembled receive character is transferred from the
RSR to the RHR, i.e., data ready, LSR bit-0.
Logic 0 = Disable the receiver line status interrupt.
(normal default condition)
Logic 1 = Enable the receiver line status interrupt.
Table 8, INTERRUPT SOURCE TABLE
Priority
Level
[ISR BITS]
Bit-3 Bit-2 Bit-1 Bit-0
Source of the interrupt
1
2
3
4
0
0
0
0
1
1
0
0
1
0
1
0
0
0
0
0
LSR (Receiver Line Status Register)
RXRDY (Received Data Ready)
TXRDY (Transmitter Holding Register Empty)
MSR (Modem Status Register)
相關(guān)PDF資料
PDF描述
ST16C452IJ68PS DUAL UART WITH PARALLEL PRINTER PORT
ST16C452CJ68 Power Supply IC; Number of Outputs:1; Supply Voltage Max:5.5V; Package/Case:10-MSOP; Leaded Process Compatible:No; Output Current:150mA; Output Voltage Max:1.3V; Peak Reflow Compatible (260 C):No; Power Dissipation:481mW
ST16C452CJ68PS Power Supply IC; Number of Outputs:1; Supply Voltage Max:5.5V; Package/Case:10-MSOP; Leaded Process Compatible:No; Output Current:150mA; Output Voltage Max:1.3V; Peak Reflow Compatible (260 C):No; Power Dissipation:481mW
ST16C452PS Dual UART with Parallel Printer Port(雙通用異步接收器/發(fā)送器(帶并行打印機(jī)端口))
ST16C452 Dual UART with Parallel Printer Port(雙通用異步接收器/發(fā)送器(帶并行打印機(jī)端口))
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST16C452IJ68-F 功能描述:UART 接口集成電路 DUAL UART W/PARALEL PRINTER PORT RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
ST16C452IJ68PS 制造商:EXAR 制造商全稱:EXAR 功能描述:DUAL UART WITH PARALLEL PRINTER PORT
ST16C452IJ68PS-F 功能描述:UART 接口集成電路 DUAL UART W/PARALEL PRINTER PORT RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
ST16C452IJ68TR-F 制造商:Exar Corporation 功能描述:UART 2-CH 3.3V/5V 68-Pin PLCC T/R 制造商:Exar Corporation 功能描述:ST16C452IJ68TR-F
ST16C452PS 制造商:EXAR 制造商全稱:EXAR 功能描述:DUAL UART WITH PARALLEL PRINTER PORT