- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98142 > SST55VD020-60-I-TQWE (SILICON STORAGE TECHNOLOGY INC) IDE COMPATIBLE, FLASH MEMORY DRIVE CONTROLLER, PQFP100 PDF資料下載
參數(shù)資料
| 型號(hào)： | SST55VD020-60-I-TQWE |
| 廠商： | SILICON STORAGE TECHNOLOGY INC |
| 元件分類： | 存儲(chǔ)控制器/管理單元 |
| 英文描述： | IDE COMPATIBLE, FLASH MEMORY DRIVE CONTROLLER, PQFP100 |
| 封裝： | 14 X 14 MM, ROHS COMPLIANT, MS-026, TQFP-100 |
| 文件頁數(shù)： | 8/45頁 |
| 文件大小： | 666K |
| 代理商： | SST55VD020-60-I-TQWE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁
16
Data Sheet
NAND Controller
SST55VD020
2009 Silicon Storage Technology, Inc.
S71355-03-000
07/09
SOFTWARE INTERFACE
NAND Controller Drive Register Set Definitions and Protocol
This section defines the drive registers for the NAND Controller and the protocol used to address them.
NAND Controller Addressing
The I/O decoding for an NAND Controller is shown in Table 6.
NAND Controller Registers
The following section describes the hardware registers used by the host software to issue commands to the NAND Control-
ler. These registers are often collectively referred to as the Task File registers. The registers are only selectable through
CS3FX#, CS1FX#, and A2-A0 signals.
Data Register (Read/Write)
This 16-bit register is used to transfer data blocks between the device data buffer and the host. Data transfer can be per-
formed in PIO mode or DMA mode.
Error Register (Read Only)
This register contains additional information about the source of an error when an error is indicated in bit 0 of the Status reg-
ister. The bits are defined as follows:
Symbol
Function
ICRC / BBK
This bit is set when a Bad Block is detected. During an ultra-DMA transfer, this bit is set
on detection of a CRC error.
UNC
This bit is set when an Uncorrectable Error is encountered.
IDNF
The requested sector ID is in error or cannot be found.
ABRT
This bit is set if the command has been aborted because of an NAND Controller status
condition: (Not Ready, Write Fault, etc.) or when an invalid command has been issued. It
is required that the host retry any media access command (such as Read-Sectors and
Write-Sectors) that ends with an error condition.
AMNF
This bit is set in case of a general error.
TABLE
6: Task File Registers
CS3FX#
CS1FX#
A2
A1
A0
Registers
IORD# = 0 (IOWR#=1)
IOWR# = 0 (IORD#=1)
1
0
Data (Read)
Data (Write)
1
0
1
Error
Feature
1
0
1
0
Sector Count
1
0
1
Sector Number (LBA 7-0)
1
0
1
0
Cylinder Low (LBA 15-8)
1
0
1
0
1
Cylinder High (LBA 23-16)
1
0
1
0
Drive/Head
1
0
1
Status
Command
0
1
0
Alternate Status
Device Control
T0-0.0 1355
D7
D6
D5
D4
D3
D2
D1
D0
Reset Value
ICRC/BBK
UNC
0
IDNF
0
ABRT
0
AMNF
0000 0000b
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SST85LD0512-60-RI-LBTE | IDE COMPATIBLE, FLASH MEMORY DRIVE CONTROLLER, PBGA91 |
| SST85LD1001T-60-RI-LBTE | IDE COMPATIBLE, FLASH MEMORY DRIVE CONTROLLER, PBGA91 |
| SST85LD1004T-60-RI-LBTE | IDE COMPATIBLE, FLASH MEMORY DRIVE CONTROLLER, PBGA91 |
| SST85LD1008M-60-PC-LBTE | IDE COMPATIBLE, FLASH MEMORY DRIVE CONTROLLER, PBGA91 |
| SST85LD1008M-60-PC-LBTE | IDE COMPATIBLE, FLASH MEMORY DRIVE CONTROLLER, PBGA91 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SST55VD020-60-I-TQWE-TM024 | 功能描述:閃存 ATA Media 60MHz 3.3V Industrial RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲(chǔ)類型:Flash 存儲(chǔ)容量:2 MB 結(jié)構(gòu):256 K x 8 定時(shí)類型: 接口類型:SPI 訪問時(shí)間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel |
| SST58LD008 | 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:ATA-Disk Chip |
| SST58LD008-70-C-P1H | 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:ATA-Disk Chip |
| SST58LD016 | 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:ATA-Disk Chip |
| SST58LD016-70-C-P1H | 制造商:SST 制造商全稱:Silicon Storage Technology, Inc 功能描述:ATA-Disk Chip |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。