282
Pin 10 — V
OUT
G — DACG Voltage Output.
Pin 11 — V
OUT
H — DACH Voltage Output.
Pin 12 — V
IN
G/H — DACG and H Reference
Voltage Input.
Pin 13 — LOADH — Load DAC Register Strobe;
active high input that transfers the data bits from the
Serial Input Register into the decoded DAC Register.
Refer to Table 1.
Pin 14 — CLOCK — Serial Clock Input; positive–
edge triggered.
Pin 15 — SDO — Serial Data Output; active totem–
pole output.
Pin 16 — GND — Ground.
Pin 17 — SDI — Serial Data Input.
Pin 18 — V
DD
— Positive 5V Power Supply.
Pin 19 — V
IN
C/D — DACC and D Reference
Voltage Input.
Pin 20 — V
OUT
D — DACD Voltage Output.
FEATURES…
The
SP9841
and
SP9842
include eight separate op
amp–buffered eight–bit DACs. These can be used to
replace up to eight trimpots with eight low–imped-
ance programmable sources. The
SP9841
uses eight
separate multiplying reference inputs, while the
SP9842
provides four pair of multiplying inputs. All
of the reference inputs, in either case, are returned to
a common voltage reference low pin. The inherent 2X
gain from the two–quadrant multiplying reference
inputs to the outputs allows the use of AC or DC
multiplying reference inputs generated from a single,
low supply voltage.
Each DAC has its own data register which holds its
output state. These data registers are updated from an
internal serial-to-parallel shift register which is loaded
from a standard 3-wire serial input digital interface.
Twelve data bits make up the data word clocked into
the serial input register. This data word is decoded
such that the first 4 bits determine the address of the
DAC register to be loaded and the last 8 bits are the
data. A serial data output pin at the opposite end of the
serial register allows simple daisy-chaining in mul-
Table 1. Serial Input Decoded Truth Table
LAST
D
0
LSB
DATA
ADDRESS
D
1
D
2
D
3
D
4
D
5
D
6
D
7
MSB
D
7
D
6
D
5
D
4
D
3
D
2
D
1
D
0
DAC Output Voltage
V
OUT
= D/128 (V
IN
– V
REF
L) + V
REF
L
V
L
1/128 (V
IN
– V
REF
L) + V
REF
L
127/128 (V
– V
REF
L) + V
REF
L
V
(Preset Value)
129/128 (V
IN
– V
REF
L) + V
REF
L
254/128 (V
IN
– V
REF
L) + V
REF
L
255/128 (V
IN
– V
REF
L) + V
REF
L
A
0
LSB
A
1
A
2
A
3
MSB
A
3
0
0
0
0
0
0
0
0
1
1
A
2
0
0
0
0
1
1
1
1
0
0
.
.
1
A
1
0
0
1
1
0
0
1
1
0
0
.
.
1
A
0
0
1
0
1
0
1
0
1
0
1
.
.
1
DAC Updated
FIRST
.
.
1
0
0
0
1
1
1
1
0
0
1
0
0
1
1
0
0
1
0
0
1
1
0
0
1
0
0
1
1
0
0
1
0
0
.
.
.
1
1
0
0
1
0
0
1
1
0
0
1
0
0
1
1
0
1
1
0
1
0
1
No Operation
DACA
DACB
DACC
DACD
DACE
DACF
DACG
DACH
No Operation
.
.
No operation
.
.
.
.
.
.
.
.
.