參數(shù)資料
型號(hào): SNJ54BCT8244AFKR
廠商: TEXAS INSTRUMENTS INC
元件分類: 總線收發(fā)器
英文描述: BCT/FBT SERIES, DUAL 4-BIT BOUNDARY SCAN DRIVER, TRUE OUTPUT, CQCC28
封裝: CERAMIC, LCC-28
文件頁(yè)數(shù): 5/29頁(yè)
文件大?。?/td> 618K
代理商: SNJ54BCT8244AFKR
SN54BCT8244A, SN74BCT8244A
SCAN TEST DEVICES
WITH OCTAL BUFFERS
SCBS042E FEBRUARY 1990 REVISED JULY 1996
13
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
parallel-signature analysis (PSA)
Data appearing at the device input terminals is compressed into a 16-bit parallel signature in the shift-register
elements of the BSCs on each rising edge of TCK. This data is then updated in the shadow latches of the input
BSCs and applied to the inputs of the normal on-chip logic. Data in the shadow latches of the output BSCs
remains constant and is applied to the device outputs. Figure 6 shows the 16-bit linear-feedback shift-register
algorithm through which the signature is generated. An initial seed value should be scanned into the BSR before
performing this operation.
=
1A1
1Y1
1A2
1A3
1A4
2A1
2A2
2A3
2A4
1Y2
1Y3
1Y4
2Y1
2Y2
2Y3
2Y4
=
Figure 6. 16-Bit PSA Configuration
simultaneous PSA and PRPG (PSA / PRPG)
Data appearing at the device input terminals is compressed into an 8-bit parallel signature in the shift-register
elements of the input BSCs on each rising edge of TCK. This data is then updated in the shadow latches of the
input BSCs and applied to the inputs of the normal on-chip logic. At the same time, an 8-bit pseudo-random
pattern is generated in the shift-register elements of the output BSCs on each rising edge of TCK, updated in
the shadow latches, and applied to the device output terminals on each falling edge of TCK. Figure 7 shows
the 8-bit linear-feedback shift-register algorithm through which the signature and patterns are generated. An
initial seed value should be scanned into the BSR before performing this operation. A seed value of all zeroes
will not produce additional patterns.
=
1A1
1Y1
1A2
1A3
1A4
2A1
2A2
2A3
2A4
1Y2
1Y3
1Y4
2Y1
2Y2
2Y3
2Y4
=
Figure 7. 8-Bit PSA / PRPG Configuration
相關(guān)PDF資料
PDF描述
SNJ54LS28J LS SERIES, QUAD 2-INPUT NOR GATE, CDIP14
SNP-58803101 900 um, SINGLE MODE, SIMPLEX FC CONNECTOR
SNP-88012500301 125 um, SINGLE MODE, SIMPLEX FC CONNECTOR, PLUG
SNP-880125083J1 125 um, SINGLE MODE, SIMPLEX FC CONNECTOR, PLUG
SNP-8801250B301 125 um, SINGLE MODE, SIMPLEX FC CONNECTOR, PLUG
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SNJ54BCT8244AJT 制造商:Texas Instruments 功能描述:Scan Buffer/Line Driver 8-CH Non-Inverting 3-ST BiCMOS 24-Pin CDIP Tube
SNJ54BCT8245AFK 制造商:Texas Instruments 功能描述: 制造商:Texas Instruments 功能描述:Bus XCVR Single 8-CH 3-ST 28-Pin LCCC Tube
SNJ54BCT8245AJT 制造商:Texas Instruments 功能描述: 制造商:Texas Instruments 功能描述:Bus XCVR Single 8-CH 3-ST 24-Pin CDIP Tube
SNJ54BCT8373AFK 制造商:Texas Instruments 功能描述:
SNJ54BCT8374AJT 制造商:Texas Instruments 功能描述:Flip Flop D-Type Bus Interface Pos-Edge 3-ST 1-Element 24-Pin CDIP Tube