- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄193535 > SNJ54BCT8244AFKR (TEXAS INSTRUMENTS INC) BCT/FBT SERIES, DUAL 4-BIT BOUNDARY SCAN DRIVER, TRUE OUTPUT, CQCC28 PDF資料下載
參數(shù)資料
| 型號： | SNJ54BCT8244AFKR |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 總線收發(fā)器 |
| 英文描述： | BCT/FBT SERIES, DUAL 4-BIT BOUNDARY SCAN DRIVER, TRUE OUTPUT, CQCC28 |
| 封裝： | CERAMIC, LCC-28 |
| 文件頁數(shù)： | 25/29頁 |
| 文件大小： | 618K |
| 代理商： | SNJ54BCT8244AFKR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁第28頁第29頁
SN54BCT8244A, SN74BCT8244A
SCAN TEST DEVICES
WITH OCTAL BUFFERS
SCBS042E FEBRUARY 1990 REVISED JULY 1996
5
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
test architecture
Serial-test information is conveyed by means of a 4-wire test bus, or TAP, that conforms to IEEE Standard
1149.1-1990. Test instructions, test data, and test control signals all are passed along this serial-test bus. The
TAP controller monitors two signals from the test bus, TCK and TMS. The TAP controller extracts the
synchronization (TCK) and state control (TMS) signals from the test bus and generates the appropriate on-chip
control signals for the test structures in the device. Figure 1 shows the TAP-controller state diagram.
The TAP controller is fully synchronous to the TCK signal. Input data is captured on the rising edge of TCK, and
output data changes on the falling edge of TCK. This scheme ensures that data to be captured is valid for fully
one-half of the TCK cycle.
The functional block diagram shows the IEEE Standard 1149.1-1990 4-wire test bus and boundary-scan
architecture and the relationship among the test bus, the TAP controller, and the test registers. As shown, the
device contains an 8-bit instruction register and three test-data registers: an 18-bit boundary-scan register, a
2-bit boundary-control register, and a 1-bit bypass register.
Test-Logic-Reset
Run-Test /Idle
Select-DR-Scan
Capture-DR
Shift-DR
Exit1-DR
Pause-DR
Update-DR
TMS = L
TMS = H
TMS = L
TMS = H
TMS = L
TMS = H
TMS = L
TMS = H
TMS = L
Exit2-DR
Select-IR-Scan
Capture-IR
Shift-IR
Exit1-IR
Pause-IR
Update-IR
TMS = L
TMS = H
TMS = L
TMS = H
TMS = L
TMS = H
TMS = L
Exit2-IR
TMS = L
TMS = H
TMS = L
TMS = H
TMS = L
TMS = H
TMS = L
Figure 1. TAP-Controller State Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SNJ54LS28J | LS SERIES, QUAD 2-INPUT NOR GATE, CDIP14 |
| SNP-58803101 | 900 um, SINGLE MODE, SIMPLEX FC CONNECTOR |
| SNP-88012500301 | 125 um, SINGLE MODE, SIMPLEX FC CONNECTOR, PLUG |
| SNP-880125083J1 | 125 um, SINGLE MODE, SIMPLEX FC CONNECTOR, PLUG |
| SNP-8801250B301 | 125 um, SINGLE MODE, SIMPLEX FC CONNECTOR, PLUG |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SNJ54BCT8244AJT | 制造商:Texas Instruments 功能描述:Scan Buffer/Line Driver 8-CH Non-Inverting 3-ST BiCMOS 24-Pin CDIP Tube |
| SNJ54BCT8245AFK | 制造商:Texas Instruments 功能描述: 制造商:Texas Instruments 功能描述:Bus XCVR Single 8-CH 3-ST 28-Pin LCCC Tube |
| SNJ54BCT8245AJT | 制造商:Texas Instruments 功能描述: 制造商:Texas Instruments 功能描述:Bus XCVR Single 8-CH 3-ST 24-Pin CDIP Tube |
| SNJ54BCT8373AFK | 制造商:Texas Instruments 功能描述: |
| SNJ54BCT8374AJT | 制造商:Texas Instruments 功能描述:Flip Flop D-Type Bus Interface Pos-Edge 3-ST 1-Element 24-Pin CDIP Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。