- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98123 > SN74LVC1G123YEPR (TEXAS INSTRUMENTS INC) LVC/LCX/Z SERIES, MONOSTABLE MULTIVIBRATOR, PBGA8 PDF資料下載
參數(shù)資料
| 型號： | SN74LVC1G123YEPR |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 諧振器 |
| 英文描述： | LVC/LCX/Z SERIES, MONOSTABLE MULTIVIBRATOR, PBGA8 |
| 封裝： | DSBGA-8 |
| 文件頁數(shù)： | 11/18頁 |
| 文件大?。?/td> | 365K |
| 代理商： | SN74LVC1G123YEPR |
www.ti.com
DECSCRIPTION/ORDERING INFORMATION (CONTINUED)
CLR
Cext
Rext/Cext
R
B
A
Q
1
2
3
7
6
5
SN74LVC1G123
SINGLE RETRIGGERABLE MONOSTABLE MULTIVIBRATOR
WITH SCHMITT-TRIGGER INPUTS
SCES586A – JULY 2004 – REVISED JUNE 2005
The output pulse duration is programmed by selecting external resistance and capacitance values. The external
timing capacitor must be connected between Cext and Rext/Cext (positive) and an external resistor connected
between Rext/Cext and VCC. To obtain variable pulse durations, connect an external variable resistance between
Rext/Cext and VCC. The output pulse duration also can be reduced by taking CLR low.
Pulse triggering occurs at a particular voltage level and is not directly related to the transition time of the input
pulse. The A and B inputs have Schmitt triggers with sufficient hysteresis to handle slow input transition rates
with jitter-free triggering at the outputs.
Once triggered, the basic pulse duration can be extended by retriggering the gated low-level-active (A) or
high-level-active (B) input. Pulse duration can be reduced by taking CLR low. CLR can be used to override A or
B inputs. The input/output timing diagram illustrates pulse control by retriggering the inputs and early clearing.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,
preventing damaging current backflow through the device when it is powered down.
NanoStar and NanoFree package technology is a major breakthrough in IC packaging concepts, using the
die as the package.
FUNCTION TABLE
INPUTS
OUTPUTS
Q
CLR
A
B
L
X
L
X
H
X
L(1)
X
L
L(1)
H
L
↑
H
↓
H
↑
L
H
(1)
These outputs are based on the
assumption that the indicated
steady-state conditions at the A
and B inputs have been set up
long enough to complete any
pulse started before the setup.
LOGIC DIAGRAM (POSITIVE LOGIC)
2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SN74LVC1G125YZAR | LVC/LCX/Z SERIES, 1-BIT DRIVER, TRUE OUTPUT, PBGA5 |
| SN74LVC1G126DRLR | LVC/LCX/Z SERIES, 1-BIT DRIVER, TRUE OUTPUT, PDSO5 |
| SN74LVC1G126YEPR | LVC/LCX/Z SERIES, 1-BIT DRIVER, TRUE OUTPUT, PBGA5 |
| SN74LVC1G132DCKT | LVC/LCX/Z SERIES, 2-INPUT NAND GATE, PDSO5 |
| SN74LVC1G132YZPR | LVC/LCX/Z SERIES, 2-INPUT NAND GATE, BGA5 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SN74LVC1G123YZPR | 功能描述:單穩(wěn)態(tài)多諧振蕩器 SNGL Retriggerable Mono Multivibrator RoHS:否 制造商:Texas Instruments 每芯片元件:1 邏輯系列:LVC 邏輯類型:Monostable Multivibrator 封裝 / 箱體:SSOP-8 傳播延遲時(shí)間:18.6 ns 高電平輸出電流:- 32 mA 低電平輸出電流:32 mA 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Reel |
| SN74LVC1G125DBVR | 功能描述:緩沖器和線路驅(qū)動器 SINGLE BUS BUFFER GATE RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel |
| SN74LVC1G125DBVR | 制造商:Texas Instruments 功能描述:Buffer Gate Logic IC |
| SN74LVC1G125DBVT | 功能描述:緩沖器和線路驅(qū)動器 SNGL Bus Buffer Gate RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel |
| SN74LVC1G125DBVT | 制造商:Texas Instruments 功能描述:GATE LOGIC IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。