參數(shù)資料
型號(hào): SN74LVC1G126DRLR
廠商: TEXAS INSTRUMENTS INC
元件分類: 總線收發(fā)器
英文描述: LVC/LCX/Z SERIES, 1-BIT DRIVER, TRUE OUTPUT, PDSO5
封裝: GREEN, PLASTIC, SOT-553, 5 PIN
文件頁數(shù): 1/20頁
文件大?。?/td> 887K
代理商: SN74LVC1G126DRLR
www.ti.com
FEATURES
Seemechanicaldrawingsfordimensions.
NC – Nointernalconnection
DBVPACKAGE
(TOP VIEW)
2
5
3
4
Y
1
A
GND
OE
V
CC
DCKPACKAGE
(TOP VIEW)
3
4
2
Y
1
GND
A
OE
5
V
CC
DRL PACKAGE
(TOP VIEW)
2
A
1
OE
3
4
GND
Y
5
V
CC
YZP PACKAGE
(BOTTOMVIEW)
2
A
1
OE
GND
4
3
Y
5
V
CC
DRY PACKAGE
(TOP VIEW)
A
NC
OE
6
5
4
2
3
GND
Y
V
CC
1
DESCRIPTION/ORDERING INFORMATION
SINGLE BUS BUFFER GATE
WITH 3-STATE OUTPUT
SCES224N – APRIL 1999 – REVISED FEBRUARY 2007
Available in the Texas Instruments
Latch-Up Performance Exceeds 100 mA Per
NanoFree Package
JESD 78, Class II
Supports 5-V V
CC Operation
ESD Protection Exceeds JESD 22
Inputs Accept Voltages to 5.5 V
2000-V Human-Body Model (A114-A)
Max t
pd of 3.7 ns at 3.3 V
200-V Machine Model (A115-A)
Low Power Consumption, 10-A Max I
CC
1000-V Charged-Device Model (C101)
±24-mA Output Drive at 3.3 V
I
off Supports Partial-Power-Down Mode
Operation
This single bus buffer gate is designed for 1.65-V to 5.5-V VCC operation.
The SN74LVC1G126 is a single line driver with a 3-state output. The output is disabled when the output-enable
(OE) input is low.
NanoFree package technology is a major breakthrough in IC packaging concepts, using the die as the
package.
To ensure the high-impedance state during power up or power down, OE should be tied to GND through a
pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the
driver.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,
preventing damaging current backflow through the device when it is powered down.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
NanoFree is a trademark of Texas Instruments.
PRODUCTION DATA information is current as of publication date.
Copyright 1999–2007, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
相關(guān)PDF資料
PDF描述
SN74LVC1G126YEPR LVC/LCX/Z SERIES, 1-BIT DRIVER, TRUE OUTPUT, PBGA5
SN74LVC1G132DCKT LVC/LCX/Z SERIES, 2-INPUT NAND GATE, PDSO5
SN74LVC1G132YZPR LVC/LCX/Z SERIES, 2-INPUT NAND GATE, BGA5
SN74LVC1G132YEPR LVC/LCX/Z SERIES, 2-INPUT NAND GATE, BGA5
SN74LVC1G14DSFR LVC/LCX/Z SERIES, 1-INPUT INVERT GATE, PDSO6
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SN74LVC1G126DRYR 功能描述:緩沖器和線路驅(qū)動(dòng)器 SNGL Bus Buffer Gate RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
SN74LVC1G126DRYR-M 制造商:Texas Instruments 功能描述:
SN74LVC1G126DSFR 功能描述:緩沖器和線路驅(qū)動(dòng)器 Sgl Bus Buffer Gate RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
SN74LVC1G126YEAR 功能描述:IC BUS BUFF TRI-ST N-INV 5DSBGA RoHS:是 類別:集成電路 (IC) >> 邏輯 - 緩沖器,驅(qū)動(dòng)器,接收器,收發(fā)器 系列:74LVC 標(biāo)準(zhǔn)包裝:720 系列:74LVCZ 邏輯類型:緩沖器/線路驅(qū)動(dòng)器,非反相 元件數(shù):2 每個(gè)元件的位元數(shù):4 輸出電流高,低:24mA,24mA 電源電壓:2.7 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:通孔 封裝/外殼:20-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:20-PDIP 包裝:管件
SN74LVC1G126YEPR 功能描述:IC BUS BUFF TRI-ST N-INV 5DSBGA RoHS:是 類別:集成電路 (IC) >> 邏輯 - 緩沖器,驅(qū)動(dòng)器,接收器,收發(fā)器 系列:74LVC 標(biāo)準(zhǔn)包裝:720 系列:74LVCZ 邏輯類型:緩沖器/線路驅(qū)動(dòng)器,非反相 元件數(shù):2 每個(gè)元件的位元數(shù):4 輸出電流高,低:24mA,24mA 電源電壓:2.7 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:通孔 封裝/外殼:20-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:20-PDIP 包裝:管件